Copyright © 1977, by the author(s). All rights reserved.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission.

### COMPUTER SIMULATION

### OF MONOLITHIC CIRCUIT PERFORMANCE

IN THE PRESENCE OF ELECTRO-THERMAL INTERACTIONS

.

Ъу

K. Fukahori

Memorandum No. UCB/ERL M77/18

24 March 1977

 $\left( \mathcal{P}^{n} \right)$ 

### COMPUTER SIMULATION

0

À

٥

### OF MONOLITHIC CIRCUIT PERFORMANCE

### IN THE PRESENCE OF ELECTRO-THERMAL INTERACTIONS

Ъy

K. Fukahori

Memorandum No. UCB/ERL 77/18

24 March 1977

ELECTRONICS RESEARCH LABORATORY

College of Engineering University of California, Berkeley 94720 Ξ.

.\_.

ھ

## ACKNOWLEDGMENT

I would like to express my sincere appreciation for the thoughtful encouragement and valuable technical advice that I have received from my research advisor, Professor P.R. Gray. I would also like to thank Ellis Cohen and Shi Ping Fan who have devoted a considerable amount of their time to help me understand the specifics of the program SPICE2 and the analysis approaches used. The valuable experimental data on the LM140d voltage regulator provided by George Cleveland of National Semiconductor, Santa Clara, California is also greatly appreciated.

An electro-thermal simulation program T-SPICE that is entailed in this dissertation has evolved from SPICE2 and 1 would like to acknowledge Professor D.O. Pederson and many of his students whose dedicated research efforts led to the development of SPICE2. Without them the development of T-SPICE would not have been possible.

1 would also like to acknowledge a financial aid received from the National Science Foundation under the grant number ENG75-04986. A generous amount of computer resources made available to me during the course of this research by the Computer Center of the University of California, Berkeley, is greatly appreciated. 53

The symmetrical finite difference approach. Asymmetrical finite difference approach . .

3-4-. 3-5-.

66

## TABLE OF CONTENTS

Page	•	>	×		_	9	୰୰	6 11 20	20	20	31	33	41	17
	:DGMENT	FIGURES	TABLES		INTRODUCTION	THE SIGNIFICANCE OF ELECTRO-THERMAL INTERACTIONS IN INTEGRATED CIRCUITS	<pre>2-1. Introduction</pre>	<ul> <li>2-2-1. Intrinsic carrier concentration</li> <li>2-2-2. Carrier muchility</li> <li>2-2-3. Breakdown voltage</li> <li>2-2-4. Other temperature dependent properites.</li> </ul>	2-3. The significance of the electro-thermal inter- actions as a design problem	2-3-1. The effect of thermal feedback on dc transfer curve of 741 operational amplifier	2-4. Electro-thermal interaction as a design degree of freedom	<pre>2-4-1. Temperature stabilized substrate integrated circuit 2-4-2. Thermal shutdown circuit</pre>	LUMPED MODELING OF DIE-PACKAGE STRUCTURE	<ol> <li>Introduction.</li> <li>Tvnical die-markane structures</li> </ol>
	ACKNOWL	LIST OF	LIST OF	CHAPTER	-	7							٣	

		age	
THE M	ATHEMATICAL FORMULATION AND NUMERICAL METHODS	75	A2-5. Transient analysis of LM140d voltage regulator A2-6 dr transfer curve of LM190 TSS circuit
4-1.	Introduction	75 75	A2-7. How to use T-SPICE2C
₽-2. ₽-3.	General Tormulation of the coupled system	80	THE T-SPICE PROGRAM
	4-3-1. General description	80	A3-1. Introduction.
	4-3-2. Branch relations in the electro-	č	A3-2. T-SPICE2A, T-SPICE2B root segment
	thermal system	01 00	A3-3. The main analysis toop
	4-3-3. Update logic	00 10	A3-5. The RCVGRD overlav.
	4-3-5. Commutational effort involved in the		A3-6. The FRMGTH overlay
	Newton-Raphson algorithm.	102	A3-7. The SETUP overlay
4	nottered from the start on	104	A3-0. Ine JAGIN OVERTAY
+-+-			A3-10. The DCTRAN overlay
	4-4-1. Introduction	104	
	4-4-2. Computational advantages and disad-		A3-10-1. The DCIKAN overlay in T-SPICE2A
	vantages of the modified functional		A3-10-2. The ULIKAN OVERIAY IN 1-SPICE2B
	iteration method	601	A3-11. The T-SPICE2C program
	iteration method	601	· · ·
	4-4-4. Transient analysis using modified	4	LINKED LIST BEAD STRUCTURE
	functional iteration method	116	Ahal Bootstore
-	- - -	110	At-1. Resistors
₽ <u>-</u> 5.	Conclusion		A4-3. Inductors
FYPFI	VIMENTAI RESULTS	121	A4-4. Mutual inductors
			A4-5. Voltage controlled current source
5-1.	Introduction	121	A4-6. Non-linear voltage controlled current source.
5-2.	Operational amplifiers	121	A4-7. Independent voltage sources
5-3.	Voltage regulators	133	A4-8. Independent current source
5-4.	Temperature stabilized substrate integrated		A4-Y. BJI
	circuit system	140	ATTO: HIGHMAI CAPACITOIS:
JWC J		153	A4-12. Zener diode
2000		A A	A4-13. BJT model
6-1.	Summary	153	A4-14PRINT/.PLOT
6-2.	Recommendation for further work	154 5 5	LIST OF THE T-SPICE PROGRAM
×		1	
		REFEREI	NCES
USER	'S GUIDE	/61	
BFNC	H MARK CIRCUITS	178	

Ś

-1

i < .

Page

220 234 251

. . 259

.

. . . . .

259 259 259 264 273 273 273 274 274 274

274 287

.

295

287

331333325

318 317

۵

178 189

198 211

A2-1. A2-2. A2-3.

BENCH

9

APPENDIX -2 A2-4.

P

ø

ńħ,

4

Ċ

age	42	43	44	91	46	48	48	50	52	55	57	58	58	62	62	63	73	62	82	84	86	88	90	90	16	
	3.1(a) Exploded view of TO-type package	3.1(b) Exploded view of flat package	3.1(c) Exploded view of DIP package	3.2(a) Physical structure	3.2(b) Simplified model	3.3(a) Solid subdivided into rectangular blocks	3.3(b) One subregion expanded	3.4 Equivalent circuit model for a subregion.	3.5 Complete circuit model for a subregion	3.6 Asymmetrical thermal network with arbitrarily defined common boundary	3.7 Asymmetrical thermal network	3.8(a) Asymmetrical thermal network in three dimensions	3.8(b) An expanded subregion	3.9(a) Example of asymmetrical network	3.9(b) Lumped model for a subregion	3.10 A typical subregion of the die-header sandwich	3.11 One method to suppress the creation of an extra node when the node is chosen in the middle of the subregion	4.1 A thermal lumped model associated with a node	4.2 Flow graph for the Newton-Raphson's method	4.3 Equivalent circuit model for a current defined element.	4.4 Circuit model for a voltage defined element	4.5 Circuit model for a current defined element that depends on voltage and temperature	4.6 Circuit model for a non-linear thermal resistor	4.7 Circuit model for a linear thermal resistor	4.8 Flow chart for the temperature limiting algorithm	

,

· >		Page	6	12	14	18	61	21	23	24	27	28	30	31	33	34	36	37	39	
2	LIST OF FIGURES	JRE	Intrinsic carrier concentration as a function of reciprocal temperature	C Temperature sensor using a diode	Electron and hole drift mobilities in Si as a function of temperature and impurity concentration.	Normalized temperature sensitivity $\delta_R/\delta_R(27^\circ c)$ for base and emitter resistors	. Normalized temperature sensitivity $\delta_R/\delta_R(27^\circ c)$ for base-pinch and collector resistors	<pre>Temperature coefficient Y<sub>2</sub> as a function of break- down voltage</pre>	dc transfer curve of a 741 op. amp	Simplified circuit schematic and its layout	) Thermally induced offset voltage as a function of output voltage under no load condition	0 Actual dc transfer curve with no load	l Power dissipation in Ql4 and Q20 vs. V <sub>out</sub>	<pre>2 Thermally induced offset voltage due to Ql4, Q20 vs.</pre>	3 Actual dc transfer curve under loaded condition	4 Example TSS system	5 Band gap reference source	6 Diode compensated zener voltage reference source	7 Simplified schematic of µa 7805 15 watt monolithic voltage regulator	
		FIGL	2.1	2.2	2.3	2.4	2.5	2.6	2.7	2.8	2.5	2.1	2.1	2.1	2.1	2.1	2.1	2.1	2.1	

viii.

.

		Page
5.10(a	<pre> i)Block diagram of a typical three-terminal voltage regulator</pre>	138
5.10(b	)Typical output voltage waveform in response to a step increase in input current	138
5.11	Simplified schematic of LM140d voltage regulator	139
5.12	Die photograph of the LM140d	141
5.13	Observed and computer predicted output voltage waveform for two versions of the LM140d in response to a 1.5A output current step	142
5.14	Photo of revised LM140d chip	144
5.15	Computer predicted and experimentally observed transient response of revised chip	145
5.16	Temperature distribution within a TSS system	148
2.17	LM199 temperature-stabilized substrate voltage reference	641
5.18	Die photograph of the LM199 showing lines of constant temperature	151
۲., ۱	Active load differential amplifier	180
A2.2	Simple inverter	161
A2.3	Simplified 741 op. amp	200
A2.4	Complete schematic of 741 operational amplifier.	214
A2.5	Simplified schematic of LM140d voltage regulator	226
A2.6	Schematic of LM199 TSS system	239
A2.7	Example of thermal network formation	254
A3.1	T-SPICE2A, B overlay structure	260
A3.2	Flow chart of modified functional iteration method	262
A3.3	Flow chart of Newton-Raphson's method	263
A3.4	dc transfer curve flow chart	265
A3.5	dc operating point analysis flow chart	266

vii.																						
	Page	93	95	66	001	100	101	106	107	113	115	117	118	122	123	124	127	128	129	130	132	134
		Flow chart of junction voltage limiting algorithm	Flow chart of junction voltage limiting algorithm to limit power dissipation	Circuit model for a capacitor	) A simple example circuit	) Equivalent circuit	) The resulting admittance matrix	Illustration of iterative solution	Flow chart for a modified functional method	Three examples of iterative solution	Illustration of convergence criteria for the func- tional iteration method	A simple TSS example circuit to illustrate how to calculate thermal loop gain	Circuit model employing modified function iteration method for the example of Fig. $4.12(a)$	Computer predicted and experimentally observed dc transfer characteristic of 741 #1	Schematic of 741 #1 and #2	Die photograph of 741 #1	Die photograph of 741 #2 $\ldots$ $\ldots$ $\ldots$	Computer predicted and experimentally observed dc transfer characteristic of $741$ #2	Die photograph of 741 $\#3$	<pre>Schematic of 741 #3 showing 100% buffering resistors in the output lead</pre>	Computer predicted and experimentally observed dc transfer characteristic of $741~\#3.~\cdots~\cdots~\cdots$	Computer predicted and experimentally observed dc transfer characteristic of Fairchild 7118 op. amp
		4.9	4.10	4.11	4.12(a	4.12(b	4.12(c	4.13	4.14	4.15	4.16	4.17	4.18	5.1	5.2	5.3	5.4	5.5	5.6	5.7	5.8	5.9

 $\mathcal{O}$ 

• •

2

ix.

		Page
A3.6	Transient analysis flow chart	267
A3.7	FORMGRID flow chart	269
A3.8	Example of rectangle formation	270
A3.9	Examples of first order check	271
A3.10	dc transfer curve analysis employing modified functional method	275
A3.11	Flow chart of dc operating point analysis employing modified functional method	278
A3.12	Flow chart of initial transient analysis employing modified functional method	279
A3.13	Flow chart of transient analysis employing modified functional method	280
A3.14	ITER8 flow chart	282
A3.15	ITER8 flow chart	284
A3.16	LOAD flow chart	285
A3.17	LUDCMP flow chart	286
A3.18	Temperature update scheme	288
A3.19	Flow chart of thermal network formation in T-SPICE2C .	290
A3.20(	a) Node "'D'' acceptable	291
A3.20(	b) Node "D" not acceptable	291
A3.22	Perimeter tables before and after the triangle ABD formation	292
A3.23	A case where the outer angle of the perimeter is less than 180 degrees	294

Integral charge model for an intrinsic BJT . . . . . 310

A4.1

S
_
_
æ
-
F
<u> </u>
ā
0
F
S
_
_

17	135	136	2A 296	28 297	298	299	300	ent ••• 301	302	rce . 303	rce . 304	305	306	311	312	313	314
	t by Analysis Portion of	terations in the Newton- Operating Analysis when ng Scheme Is and Is Not	of Resistors in T-SPICE	of Resistors in T-SPICE	for Capacitors	Inductors	Mutual Inductors	Voltage Controlled Curr	Non-Linear Voltage Con-	Independent Voltage Sou	Independent Current Sou	of BJT in T-SPICE2A	of BJT in T-SPICE2B	Thermal Capacitors	Thermal Parameters	Zener Diode in T-SPICE2A	Zener Diode in T-SPICE2B
Resistors	CPU Time on CDC 6400 Spent the Simulation	Comparison of Number of 1 Raphson's Method for dc the Junction Initializi Used	The Linked List Structure	The Linked List Structure	The Linked List Structure	Linked List Structure for	Linked List Structure for	Linked List Structure for Source	Linked List Structure for trolled Current Source	Linked List Structure for	Linked List Structure for	The Linked List Structure	The Linked List Structure	Linked List Structure of	Linked List Structure for	Linked List Structure of	Linked List Structure of
	5.1	5.2	. I.4A	A4.2	A4.3	A4.4	A4.5	A4.6	1.4.7	A4.8	A4.9	A4.10	A4.11	A4.12	A4.13	A4.14	A4.15

×.

Þ

ø

•

Page	314	316
	• .	•
	• • •	Variable.
	•	Ę
	•	ţ
	:	5
	Model.	Analysis
	BJT	ų
	of	ę
	Structure	Structure
	List	List
	Linked	Linked
	A4.16	A4.17

×:

## CHAPTER 1

## INTRODUCTION

The use of electronic circuit simulation programs has become widespread in the past decade or so. The major reasons for the continued development of such programs are threefold. First, in many cases, the performance of integrated circuits in monolithic form cannot be simulated with sufficient accuracy by bread-boarding of the circuit. This is largely due to parasitic components inherent in integrated circuits which cannot be accurately modeled with discrete components. Second, as the result of extensive research effort which resulted in better understanding of how semiconductor devices work, it has become possible to mathematically model the devices quite accurately and reliably. Third, with the reduction in the cost of simulation the time period involved in the design cycle of integrated circuits can be shortened. The simulation programs such as SPICE2 [1] have made significant contribution as a reliable, accurate and efficient vehicle in the design of integrated circuits.

The simulation programs developed to date have had one major limitation as a design tool in that they did not take into consideration the effect of temperature variation on the top surface of the chips due to internal heat dissipation of the circuits. Indeed, the localized power dissipation within the elements of the circuit cause chip temperature gradients and variations which strongly affect the performance of the circuits, particularly in cases where very high

4

-

lating both thermal and electrical behavior becomes essential. In fact, Previous work on electro-thermal circuits has been concentrated must be considered is constantly increasing because of the requirements accuracy is required or where large power dissipation occurs on a chip. lithic circuit design, the frequency of cases in which their influence in some classes of circuits, the simulation of electrical effects only In these two types of circuits, the capability of simultaneously simu-3 on the relationship between the two-dimensional geometrical layout of electro-thermal interactions are not of importance in every new monoresulting thermal frequency esponse. In recent work [2], the header (1-1) tangular die structures with uniform boundary conditions. Thus, A computer program [3] has been written which performs this depends upon the actual electro-thermal interactions. Although the becomes meaningless because the proper performance of the circuits for increasing precision on the one hand, and for increasing power specific heat, was carried out in both the silicon and the header. where k is the thermal conductivity of the material and pc is the wus represented as a rectangular block under the die and a finite the distributed heat sources and temperature sensors, and the Fourier transform solution of the heat flow equation levels, on the other, in analog integrated circuits.  $kv^2T = pc \frac{dT}{dt}$ 

accurate representation of the effects of bonding wires, and the

calculation. However, the program was of limited usefulness because of the following limitations [4]:

1. The finite transform solution is feasible only for simple rec-

COMPUTER SIMULATION OF MONOLITHIC CIRCUIT PERFORMANCE IN THE PRESENCE OF ELECTRO-THERMAL INTERACTIONS

ø ę

ø

-

á

à

Kiyoshi Fukahori

### ABSTRACT

This research effort has been directed toward the development First, an efficient and effective lumped modeling of the diedicts the dc and transient performance of integrated circuits in the of an efficient and accurate computer simulation program which prepresence of electro-thermal interactions on the monolithic die.

thermal behavior of a wide variety of commonly used integrated circuit package structure is developed which can accurately represent the die-package combinations.

thermal system is carried out and two algorithms useful for the solu-Second, the mathematical formulation of the coupled electrotion of the system are developed. The advantages and disadvantages of the two algorithms are investigated under both dc and transient cond it ions

Comparison is made between the experimentally observed and the simulated performances of these circuits. Experimental agree-Third, a computer program called T-SPICE has been developed and used to predict the performance of a group of monolithic operational amplifiers, voltage regulators, temperature stabilized subment in all cases is good. strate systems.

s of the thermal behavior of a large header are cumber is particularly important in the analysis of thermal sh	circuits, where the thermal behavior of the header. Mation plays an important role.
of t part	ion Cuit
is is	
s i ct	
fe	ž f

- 2. The analysis of the circuit to determine the dependence of the parameter of interest on the temperature of each circuit element must be carried out by hand, and this information inserted into the program. This process becomes very laborious for circuits containing a sensor circuit which consists of many temperaturesensitive elements.
- 3. The approach rests on assumptions of linearity both in the electronic and thermal parts of the circuit. Thus a piecewise linear approach must be used for a nonlinear case such as thermal shutdown circuits.

As a result of these limitations, no general simulation tool has come into wide use in the design of electro-thermal circuits. If full advantage is to be taken of the design degrees of freedom offered, then a more powerful simulator is needed.

The research effort described in this dissertation has been directed toward the development of more powerful general-purpose electro-thermal simulator with the following objectives in mind: a) It must be capable of accurately modeling the thermal behavior of chip-package structure under dc and transient conditions.

- b) The thermal parameters which must be specified by the user for use
- in the program must be either easily measured or calculated.c) The temperature sensitivity of electrical circuit elements within the integrated circuit must be accurately modeled in the program.

d) The capability for simulating the different aspects of electronic circuit behavior must be similar to that of the existing programs.
e) The program should be capable of simulating such anamolies as die-

attach voids, flip chip attach bonding, etc.

In Chapter 2 of this dissertation, the importance of electrothermal interaction is illustrated in two classes of circuits, one in which the thermal interaction degrades the performance of integrated circuit, and the other in which the thermal interaction is utilized as design degree of freedom to enhance the performance of certain types of integrated circuits.

In Chapter 3, the lumped modeling of die-package structure for typical integrated circuits is developed from the general heat flow equation. A generalization of symmetrical finite difference approximation is employed for an efficient and accurate representation of the die-package structure.

the soluthe advantages and disadvantages and their respective applicabilities The first method involves 2 solution of electrical system, but functional iteration is employed obtained. The two methods are analyzed and compared in detail, and The second method uses the Newton-Raphson's method for the In Chapter 5, the simulation results are compared to those In Chapter 4, the equations governing the coupled electroof the coupled system under transient condition is presented. thermal system are formulated and two numerical methods relating the use of the Newton-Raphson's method to the coupled system as between the electrical and thermal systems until convergence is for are presented. Also, the application of the two methods the solution of the system are presented. whole. tion

÷.

4.

,

•

exper	imenta	É	ر do	ser	vec.	_:	Ľ	.s	shown	that	the	agree	ment	s	ver	об х	g
The r	elativ	<u>ہ</u>	meri	ts	of	the	Ę	ь 0	le thod:	s are	cono	cluded	from	끉	ت و	esuli	Ļ
of se	veral	si	mula	ţ	. su												

In Chapter 6, the summary of this research is given and recommendations for further work are given along with some ideas on how to implement them. In the appendices, the specifics of the program are described in detail.

### CHAPTER 2

# THE SIGNIFICANCE OF ELECTRO-THERMAL INTERACTIONS IN INTEGRATED CIRCUITS

# 2-1. Introduction

The electro-thermal interactions arise from the temperature variations in the die-package structure. In this chapter, the temperature dependence of some of the important bulk properties are first discussed. Then the significance of electro-thermal interactions arising from this dependence are demonstrated in two different classes of integrated circuits. In one class of integrated circuits, the electro-thermal interaction causes the degradation of circuit performance while in the other class of integrated circuits, the electro-thermal interaction is utilized to improve the performance of integrated circuits. A few examples of circuit performance are given for both classes of integrated circuits.

# 2-2. Temperature dependence of bulk properties

Since the integrated circuits are typically built on silicon substrates, some of the properties of silicon whose temperature dependences play important roles in the performance of integrated circuits are briefly mentioned in this section.

# 2-2-1. Intrinsic carrier concentration

One of the most important temperature dependent bulk properties

و.

e

പ്

ø

÷

$$\begin{array}{ccccccc} & & & & & & \\ \mbox{contraction}, & & \\ \mbox{contrac$$

of silicon is that of intrinsic carrier conc intrinsic material the number of electrons of holes p<sub>i</sub> and given by [5]:

 $n_i = P_i = 2(\frac{kT}{2\pi h^2})^{\frac{2}{2}} (m_e^m)^{\frac{3}{4}}$ 

5

$$n_{i}p_{i} = n_{i}^{2} = 4(\frac{kT}{2\pi\hbar^{2}})^{3} (m_{e}m_{h})^{\frac{3}{2}} e^{-Eg_{0}/kT}$$
 (2)

where k is a Boltzman's constant,

- T is temperature,
- h is a Plank's constant,
- m<sub>e</sub>, m<sub>h</sub> are effective mass of an elect
- Eg<sub>o</sub> is an energy gap of silicon extra

Eq. (2-1) can be rewritten to emphasize its

where

$$K = 4(\frac{k}{2\pi h^2})^3(m_{e}m_{h})^{\frac{5}{2}}$$

The immediate consequence of this phenomeno manifests itself in the temperature depende whose ideal relation is given by

•

where  $I_d$  and  $V_d$  are the current and voltage saturation current and is given by [6]:

Thus 
$$n_1^2$$
 (or  $l_s$ ) doubles approximately every 6°C. The temperature dependence of diode current at a given  $V_d$  is from Eq. (2-2),  
perature dependence of diode current at a given  $V_d$  is from Eq. (2-2),  
 $\left. \frac{dI_d}{dT} \right|_{V_d} = \frac{dI_s}{dT} \right|_{V_d} (e^{\frac{V}{kT}} - 1) - \frac{1}{T} \frac{qV_d}{kT} e^{\frac{V}{kT}}$  (2-7)  
If the diode is sufficiently forward biased (i.e.,  $V_d \gg \frac{V_T}{q}$ )  
Therefore  
 $\left. \frac{dI_d}{dT} \right|_{V_d} \stackrel{\sim}{\simeq} \left. \frac{dI_d}{dT} \right|_{V_d} - \frac{1}{s} \frac{qV_d}{kT^2} (e^{\frac{V}{kT}})$  (2-9)  
For  $V_d \stackrel{\simeq}{\simeq} 0.7$ ,  
for  $V_d \stackrel{\simeq}{\simeq} 0.7$ ,  
for  $V_d \stackrel{\simeq}{\simeq} 0.7$ ,  
 $\left. \frac{1}{1_d} \frac{dI_d}{dT} \right|_{V_d} \stackrel{\sim}{=} \frac{1}{s} \frac{dI_s}{dT} \Big|_{V_d} - \frac{0.7}{26m} \frac{1}{300} \stackrel{\simeq}{\simeq} 8^{\frac{V}{kT}}$ 

P across the diode at a cons rewriting Eq. (2-3) as roughly lC Thus the

$$v_{d} = \frac{kT}{q} \ln(1 + \frac{l_{d}}{1s}) \stackrel{2}{\to} \frac{kT}{q} \ln \frac{l_{d}}{1s}$$
 (2-10)

for V\_d >>  $\frac{kT}{q}$ , and differentiating this with respect to T to get



Intrinsic carrier concentration as a function of Fig. 2-1

reciprocal temperature.

(After Gray, Ref. [7])

<u>ب</u>

¢

perature

5 Þ

$$\frac{dv_d}{dT}\Big|_{I_d} = \frac{V_d}{T} - \frac{kT}{q} \frac{1}{I_s} \frac{dI_s}{dT}\Big|_{I_d}$$
(2-1)

=

At room temperature (T =  $300^{\circ}$ K) and  $1_{d}$  = 1ma, and  $1_{s}$  =  $10^{-14}$ A,

and

$$\frac{dv}{dT}\Big|_{1} = \frac{0.66}{300} - 26m^{V}(0.17\%)^{2} - 2.2mV/deg.C.$$

In general the diode voltage for a fixed current would show negative temperature coefficient of about -2mV/deg.C.

If we bias a diode with a constant current source as shown in Fig. 2.2, and measure the voltage drop  $V_d$ , we can sense the temperature at which the diode is operating. This is typically the way in which the temperature sensing is done on an integrated circuit chip.

# 2-2-2. Carrier mobility

Another important temperature dependent property of silicon is that of carrier mobility. The carrier mobility  $\mu$  is defined as the magnitude of the drift velocity,  $\left|V_{d}\right|$  per unit electric field, |E|:

$$\mu = \left| \frac{V_d}{E} \right|$$
 (2-12)

The mobility is related to collisions of carriers with lattice

impurities and phonons and given by [7]

망<sup>米</sup> ㅌ □ 고 3



Fig. 2.2 - Temperature sensor using a diode



З.

μ<sub>1</sub> « T<sup>-3/2</sup> (2-14)

tering, it shows temperature dependence given by [8]:

When the mobility is dominated by ionized impurities scattering, it shows temperature dependence given by

The combined mobility  $\boldsymbol{\mu}$  is to a good approximation given by

$$\frac{1}{u} = \frac{1}{v_1} + \frac{1}{v_1}$$
(2-16)

Typically at low temperatures the scattering mechanism due to ionized impurity dominates and shows the temperature gependence as given by Eq. (2-15), while at high temperature range where transistors typically operate, the scattering mechanism due to phonon dominates as given by Eq. (2-14). For pure materials at room temperature [8], it is found that the mobility varies as  $T^{-2.5}$  and  $T^{-2.7}$  for n- and p-type silicon materials. Electron and hole mobilities in silicon as a function of temperature and impurity concentration is given in Fig. 2.3.

The practical effect of the temperature dependence of mobility is that the diffused resistor has a positive temperature coefficient. The resistivity  $\rho$  for n-type and p-type semiconductor materials are given respectively by



Fig. 2-3

e

Electron and hole drift mobilities in Si as a function of temperature and impurity concentration.

(After Sze Ref. [8])

15.	16.
$\rho_n = \frac{1}{q\mu_n} \propto T^{nl} \qquad (2-17)$	for small temperature variation. . Typically, y, is obtained empirically and used in place of n
$\rho_n = \frac{1}{q\mu_p} \propto T^{n_2} $ (2-18)	to specify the temperature coefficience of R. Typical values of γ <sub>R</sub> for several types of resistors are given
where $n_1$ and $n_2$ are constants.	in Table 2-1, Fig. 2.4, Fig. 2.5.
A resistor made in uniformly doped material of length L with	2-2-3. Breakdown voltage
cross-sectional area of A will have the resistance value R given by	When a sufficiently high field is applied to a p-n junction,
R(T) = م <mark>ل</mark> ح T <sup>n</sup> (2-19)	the junction breaks down and conducts a very large current. The
:	voltage at which the breakdown occurs is a function of temperature and
where <b>n</b> is a constant.	this dependence gives rise to another important temperature dependent
For a large temperature variation, Eq. (2-19) must be used.	property of silicon.
However, for a typical integrated circuit, the variation is rather	Typically the breakdown voltage increases as temperature
small. In these cases, one can approximate Eq. (2-19) by specifying	rises. The hot carriers passing through the high field depletion layer
effective temperature coefficient, $\gamma_{R}$ [9]. When R(T) is expanded about	lose part of their energy to optical phonons after traveling each
the operating temperature $\mathbf{I}_{\mathbf{o}}$ , we get	el $\circ$ ctron phonon mean free path $\lambda$ . The value of $\lambda$ decreases with tem-
	perature [8]. Thus the carriers lose more energy to the phonon along
$R(T) = R(T_0) + \frac{2T_0}{dT_1} \left[ (T - T_0) + \frac{1}{2} \frac{2T_0}{dT_2} \right] (T - T_0)^2 + \dots$	a given distance at constant field. Hence the carriers must pass
<b>°</b>	through a greater potential difference before they can acquire $suf-$
$= R(T_{0}) \left[ 1 + \frac{1}{R(T_{0})} \frac{dR}{dT} \right] (T - T_{0}) + \dots (2-20)$	ficient energy to break down.
	The practical significance of this property in integrated
	circuits is the temperature dependence of zener diode, often used as
	a reference source. Just as with the temperature dependence of
$Y_{R} = \overline{R(T_{O})} \frac{dT}{dT} T_{O}$ (2-21)	resistors, the breakdown voltage V $_{\sf B}$ may be most conveniently expressed
	se
Then,	$V_{B} = V_{B}(T_{o}) + Y_{B}(T - T_{o})$ (2-23)
$R(T) \stackrel{2}{=} R(T_0) [1 + \gamma_R (T - T_0)]$ (2-22)	
с. А	Ĩ

-•





(After Hamilton, Ref. [10])

Table 2.1 TEMPERATURE COEFFICIENT FOR SEVERAL TYPES OF RESISTORS

(After Hamilton, Ref. [10])

ce <sup>Ω</sup> /sq <sub>3</sub> at 300 <sup>0</sup> K on, cm <sup>3</sup> ppm	1500 2500	1000 2500	8000 4000 3500	8000
Sheet resistan or concentrati	5 15	100 200	1015 1016 1017	:
Region and type of material	Emitter, n	Base, p	Collector, n	Base pinch, p

17.

đ

ĥ

.

ļ

è

19.	20.
	where $\gamma_{B}$ is the temperature coefficient of the breakdown in units of
	(V/°C). $\gamma_{\sf B}$ is a function of the breakdown voltage and this relation
•	is shown in Fig. 2.6. For a zener breakdown voltage of about six
	volts, $\gamma_{B}$ is around $+2m^{V/\circ C}$ .
	2-2-4. Other temperature dependent properties
	There are other bulk properties whose temperature dependence
Base width = 0.5 µ	affects the performance of integrated circuits. Good examples are the
Epi-dbictooss = 124	temperature dependence of current gain of bipolar transistors [9], and
	that of the threshold voltages of both metal-oxide-semiconductor field
	effect transistors and junction field effect transistors. In all these
Collector	cases one can simply express these parameters in terms of temperature
Base pinch $\beta_{a} = 30 \text{ Buy}(1-3)^{-2}/\text{C} \text{ at } 21^{-2}/\text{C}$	coefficients obtained empirically.
$A = b_{1}^{\alpha} = 2163/1$	In the program developed only the temperature dependence of
30 50 70 90 110 130	saturation current, breakdown $\cdot$ oltage, and diffused resistors are con-
	sidered. The program can be easily modified to accommodate other
Fig. 2.5	temperature dependent parameters.
	2-3. The significance of the electro-thermal interactions as a design
	problem
Normalized temperature sensitivity $\delta_{\mathbf{a}}\delta_{\mathbf{a}131+c_1}$ for base-pinch and collector resistors.	The temperature dependence of the silicon material as mentioned
	in the previous section affects the performance of integrated circuits
(After Hamilton. Ref. [10])	in two different ways. In this section, the aspect of the electro-
	thermal interaction as a design problem is presented.
	2-3-1. The effect of thermal feedback on dc transfer curve of 741
	operational amplifier
	The significance of the electro-thermal interactions as a

- 8 Fig. 2.5 Theoretical, 7\_= constant 12 - 8 -|2 Collector resistor 8 Base pinch resistor ន 5 90 a bosilarmoN 5 5 3

,

· ·

•

the amplifier when a load resistor of 1 K.3 is attached from the output The figure also shows this observed dc transfer characteristic for the of a commercially available operational amplifier 741 as shown in Fig. 2.7 [10], [11]. A heavily distorted dc transfer curve is observed for design problem is best illustrated by the dc transfer characteristic transistors. The computer predicted dc transfer characteristic which to ground, resulting in power dissipation in the output transistors. case of output left open. Notice that the gain has about the right thermal feedback from elements in the circuit other than the output does not take the thermal interaction into account is also shown in magnitude but the wrong polarity. This results from undesirable Let us explore the origin of this heavy distortion on dc F1g. 2.7.

(⊃**√**∧ɯ)'^

the load for common emitter stage  ${f Q}_1{f \gamma}$  and also biases the output stage, operational amplifier. The power dissipation in Q<sub>13A</sub>, which acts as transfer curve. To facilitate the understanding of this phenomenon, a simplified version of the 741 circuit is shown in Fig. 2.8, along with a simplified drawing of the die layout of this particular 741 varies linearly with output voltage,  $V_{out}$ . More specifically, the power dissipation in  $\varrho_{1\,3A},\ P(\varrho_{1\,3A}),$  is given by

where  $I_{CQ13A}$  is the collector currents of  $\varrho_{13A}$ ,

V<sub>CC</sub> is the positive power supply voltage, V<sub>BE</sub> is the base-emitter junction voltage. The same is true of the power dissipation in  $ec{Q}_{1\,7},$  and

takdown wiliage at 25°C (N) 8 2

Fig. 2.6

Temperature coefficient  $\gamma_z$  as a function of breakdown voltage.

(After Hamilton, Ref. [10])

21.





Å.

where V $_{\mathsf{E}}$  is the negative power supply voltage. If there is no load attached to the output, the power dissipation in  ${\mathbb Q}_{13B}$ ,  ${\mathbb Q}_{23}$  are given à

$$P(Q_{23}) = I_{CQ13B} \cdot (V_{out} - V_{BE} + V_{EE})$$
 (2-27)

The power dissipation in other transistors of the circuit are not directly related to the output voltage, and they do not have any significant effect on the distortion of dc transfer characteristic. Each component given by Eq. (2-24) through Eq. (2-27) will in on how the power dissipating transistors are laid out with respect to the input pairs. For example, the power dissipation in  ${f Q}_1{f 3}$  will make general create temperature gradients between  ${
m Q_1^-Q_2},~{
m Q_3^-Q_4},$  and  ${
m Q_5^-Q_6}.$  $\mathbb{Q}_2$ ,  $\mathbb{Q}_4$ , and  $\mathbb{Q}_5$  hotter than  $\mathbb{Q}_1$ ,  $\mathbb{Q}_3$ , and  $\mathbb{Q}_6$  respectively. If the unit ference  $\Delta T$  between  $\varrho_2$  and  $\varrho_1$  of the amount  $\delta_T{}^Pd(\varrho_{13A,B})$  , where  $\delta_T$  is However the magnitude and the direction of thermal gradients depend a measure of coupling between  $\varrho_{1\,3A,\,B}$  and  $\varrho_{1}\text{-}\varrho_{2}$  pair, and has a unit amount of power dissipation in  $\varrho_{l\,3A,\,B}$  results in temperature difof  $^{\circ}$ C/watt, the effective change in offset voltage is given by

$$v_{os} = K.\Delta T = K_{\xi} T^{Pd}(Q_{13A,B})$$

(2-28)

where from Eq. (2-11),

$$K = \frac{dV_{BE}}{dT} \Big|_{1=const} \frac{2}{c} - 2mV/^{\circ}C.$$

The effect of power dissipation in 
$$Q_{13A,B}$$
 on  $Q_{3}$ - $Q_{4}$ ,  $Q_{5}$ - $Q_{6}$  can be expressed similarly. Thus the total thermally induced offset voltage V<sub>osQ13A,B</sub> may be written as

þe

where

is a constant.

in  ${
m Q}_{13A,B}$  is linearly related to the output voltage. Thus  ${
m V}_{
m os}$  is linear From Eq. (2-24), Eq. (2-26), we see that the power dissipation Similarly, the effects of power dissipation in  $\varrho_{17}$ ,  $\varrho_{23}$  on the with V<sub>out</sub>. The plot of V<sub>os</sub> versus V<sub>out</sub> is shown in Fig. 2.9.

offset voltage can be written as

where  $\gamma_{Q17}$ ,  $\gamma_{Q23}$  are constants indicating the measure of coupling between Q17, Q23 and input pairs. Since P(Q17) and P(Q23) are linear with  $V_{out}$  ,  $V_{os}Q17$  and  $V_{os}Q23$ The 2.9. The dark line indicates the thermally induced total offset volalso show linear relationship with V<sub>out</sub>. This is shown also in Fig. accurate dc transfer characteristic. This is done in Fig. 2.10. tage which must be added to the ideal characteristic to achieve dark line shows actual dc transfer characteristic.

The linear relationship between thermally induced offset

26.

ĩ



4

28.

voltage and the output voltage is altered when the load is attached to the output of the amplifier. In addition to the power dissipation in  $Q_{13}$ ,  $Q_{17}$ ,  $Q_{23}$ , that of  $Q_{14}$  and  $Q_{20}$  must be considered. The power dissipation in  $Q_{14}$  and  $Q_{20}$  must be considered.

and for  $V_{out} \leq 0$ , P(Q14)  $\frac{1}{2}$  0

(2-33a,b)

$$P(Q20) = \frac{-V}{R_L}(V_{out} + V_{EE})$$

The relationship between V\_out and the power dissipation in  $\mathbb{Q}_{14}$  and  $\mathbb{Q}_{20}$  is shown in Fig. 2.11.

Since the thermally induced offset voltage is proportional to

P(Q14), P(Q20), we may write

$$\operatorname{osQl} t = \gamma_{Ql} t_{P}(Qlt) = \gamma_{Ql} t_{C} \left( \frac{\operatorname{vout}}{R_{L}} \left( \operatorname{v_{CC}} - \operatorname{v_{out}} \right) \right)$$
 (2-34)

$$V_{osQ20} = \gamma_{Q20}P(Q20) = \gamma_{Q20}(-\frac{V_{out}}{R_L})(V_o + V_{EE})$$
 (2-35)

where  $\gamma_{Q14}$ ,  $\gamma_{Q20}$  indicate the measure of coupling between Q14, Q20 and input pairs. Obviously the sign and magnitude of  $\gamma_{Q14}$  and  $\gamma_{Q20}$  will depend on their positions relative to the critical input pairs. In the case of this particular lay-out in Fig. 2.8, the sign of  $\gamma_{Q14}$  is opposite to that of  $\gamma_{Q20}$ .  $V_{osQ14}$  and  $V_{osQ20}$  are plotted in Fig. 2.12



Fig. 2.11

Power dissipation in Q14 and Q 20 vs.  $\mathrm{V}_{\texttt{out}}$ 

. જ

E

30.

3

	as a function of V <sub>out</sub> . The total dc transfer characteristic under loaded condition	is obtained by adding V <sub>os</sub> Q14, V <sub>os</sub> Q20, V <sub>os</sub> Q13, V <sub>os</sub> Q23, V <sub>osQ17</sub> to the ideal characteristic. This is shown in Fig. 2.13.	The practical effects [12] of the thermal feedback in opera- tional amplifiers are that (1) the effective value of dc open loop	gain must be specified at a lower value than that which would be	realizable considering electrical effects only; (2) when the amplif is onerated at low frequencies, the distortion due to this undesiral	thermal feedback must be taken into consideration. Other types of	circuits which are subject to these effects are those circuits which	require high precision such as D/A converters, instrumentation ampl	fiers, analog multipliers, and precision voltage references, and th	types of circuits which experience large amount of power dissipation	such as voltage regulators, audio and servo amplifiers, etc.	2-4. Electro-thermal interaction as a design degree of freedom	Electro-thermal interactions are important as a design prob htt and also he utilized as a design dearem of frandom in contrain	types of integrated circuits. In this section, two such examples a	given to demonstrate this utility.	2-4-1. Temperature stabilized substrate integrated circuit	A good example of the utilization of electro-thermal inter-	actions to improve the performance of integrated circuit is that of	temperature stabilized substrate system [13], shown in Fig. 2.14.	The objective of the temperature stabilization system is to hold th	chip temperature constant at an elevated value independent of the	د ب ع
31.	•	$\downarrow$ Voutdue to $Q_{14}$	$+V_{CC}$ due to $Q_{20}$					VosQ20					LEE					Eig 2 12		Inermally induced offset voltage due to Q14, Q20 vs. V <sub>out</sub>		\$ \$

3



Fig. 2.13

Actual dc transfer curve under loaded condition

the die by the change in its forward voltage drop as mentioned earlier conjunction with the positive temperature coefficient developed in the temperature sensor, reference source, error amplifier, and controlled negative temperature coefficient of emitter base junction voltage in sensitivity of the circuitry on the chip is reduced below that of an tive temperature coefficient of breakdown voltage of zener diode and reference, as shown in Fig. 2.15. The latter makes use of the posithe negative temperature coefficient of diode as shown in Fig. 2.16. variations in ambient temperature so that the effective temperature perature sensor consists of a diode which senses the temperature of unstablized chip. The stabilization is accomplished by including different current densities to make a zero temperature coefficient in this chapter. Reference source is made of either band gap cirsurrounding environment as shown in Fig. 2.14. Typically the temheat source on the chip itself and by isolating the chip from its emitter-base voltage differential of two transistors operating at cuitry [14] or a diode compensated zener. The former uses the

An important consideration in the layout of such circuits is that when the ambient temperature varies, the power dissipation in the controlled heat source may vary. As a result temperature gradients across the surface of the chip vary as the ambient temperature changes. These varying gradients would in general cause a non-uniform temperature distribution among devices, for example, making up the reference sources. Consequently, the performance of the circuitry whose performance is to be stabilized can be severely degraded and cause the sensitivity of that circuitry to be much larger than otherwise expected.



Fig. 2.15

Band Gap Reference Source

35.

2-4-2. Thermal shutdown circuit

Another example of the use of electro-thermal interaction to imusually withstand load faults, such as short circuits, which cause an nternal power dissipation of two to three times the rated power outexceeds a set maximum value, limits the output current of the circuit The package dissipation requirements, and hence cost, can be greatly avoiding catastrophe failure. A simplified schematic of such a cirpower, the result is excessive chip temperature and device failure. prove circuit performance is the thermal shutdown circuit for power alleviated by including a circuit which, when the chip temperature voltage regulators and power amplifiers [15]. These circuits must put. Unless the package is capable of dissipating this amount of cuit contained in the µA7805 15 watt monolithic voltage regulator [16] is shown in Fig. 2.17.

 $(^{\circ}L - L)^{l_{\lambda}} + (0)^{P_{\lambda}} = ^{P_{\lambda}}$ 

+

 $V_{z} = V_{z}(0) + \gamma_{2}(T - T_{0})$ 

 $|f \gamma_1 + \gamma_2 = 0, \ V_0 \neq f(T)$ 

+  $(\gamma_1 + \gamma_2) (T - T_0)$ 

 $(0)^{z} h + (0)^{p} h = ^{o} h$ 

the two diodes in series decreases, thereby further forward-biasing As the temperature of the die rises, the voltage drop across the transistor. At some threshold temperature  ${f Q}_1$  will turn on, diverting the current from the power transistor  $\mathbb{Q}_2.$ 

\$

layout, the problem is encountered that, when the circuit is activated, capacitance of the chip is distributed, this thermal transfer function From an application point of view, the loop must be stable as the output current is limited. Further, localized dissipation of 15 watts a feedback loop is closed which includes the thermal path from the is irrational and will have large phase shift at high frequencies, depending on the separation of heat source and temperature sensor. output power transistor to the thermal sensor. Since the thermal In attempting to arrive at an optimum shutdown circuit and

Fig. 2.16

Diode compensated zener voltage reference source

37.



Other applications of electro-thermal interactions to improve circuit performance include thermal shutdown circuits for electro-thermal multi-vibrators and electro-thermal low frequency filters [17].



٠ş

ţ

Fig. 2.17. Simplified schematic of µa 7805 15 watt monolithic voltage regulator.

9

....Ø

39.



analyzed.



Exploded view of DIP package

package material (called header) with which it is in intimate thermal contact. The package in turn is subject to a complex set of thermal boundary conditions. The aspects of the thermal behavior of the circuit package which are important to the electrical behavior of the circuit are two-fold. First, the package dictates the total thermal resistance between the top surface of the chip and the ambient atmosphere. Second, the presence of the header material underneath the die and in intimate thermal contact with it affects the temperature distribution on the top surface of the die because of a lateral thermal conductance in the header material. On the other hand, the regions remote from the die have little effect on the performance of the integrated circuit. In

This simplified physical model consists of the die and a piece of the underlying header material. The rectangular piece of header material is in turn mounted on an isothermal substrate. In order to adjust the net junction to ambient thermal resistance to the proper value, a thermally conducting interface is included between the header material and the isothermal surface. In addition, the thermal capacitance of the remainder of the package structure outside of the rectangular piece may be included in lumped form in a strip around the outside edge of the rectangular block. With this model, the lumped modeling of the die-package structure employing finite difference approximation can be easily carried out without incurring excessive number of thermal nodes as will be shown later in this chapter. At the same time the important thermal behavior on the top surface of the



Physical structure

order to properly model those two effects without introducing unneces-

sary complexity in the modeling of the remote regions, a simplified

model was adapted as shown in Fig. 3.2.



45.

chip is adequately modeled without introducing unnecessary complexity in the modeling of the remote regions. This will also be explained later. Thus this simplified physical model provides an adequate compromise between accuracy in simulation and efficient use of computer time.

# 3-3. The symmetrical finite difference approach

With the selection of the simplified physical model, the next problem is the generation of lumped representation of this physical structure. The usual approach to the lumped modeling of such a rectangular structure is the symmetrical finite difference approach [3]. With this technique the solid which is to be modeled is subdivided into subregions which have a rectangular plain view shown in Fig. 3.3(a). Each subregion can be represented by a set of six thermal resistors and one thermal capacitor as will be shown. One subregion of Fig. 3.3(a) is shown in Fig. 3.3(b). For this subregion, the heat,  $P_{\rm x=x_2}$  flowing out through the cross section at  $x = x_2$  is

$$P_{x=x_2} = -\int_{z_1}^{z_2} \int_{y_1}^{y_2} k \left. \frac{dT}{dx} \right|_{x=x_2} dydz = -k \int_{z_1}^{z_2} \int_{y_1}^{y_2} \frac{dT}{dx} \right|_{x=x_2} dydz \quad (3-1)$$

where k is the thermal conductivity of the material. If we approximate



as

Ð





and assume that  $\frac{dT}{dx}\Big|_{x_2}$  is constant over the plane bounded by  $x = x_2$ ,

$$r_1^{1} < y < y_2^{2}$$
,  $z_1^{1} < z < z_2^{2}$ , then we can write

$$P_{x=x_2} = -k \int_{z_1}^{z_2} \int_{y_1}^{y_2} \frac{dT}{dx} \Big|_{x_2} dydz = k (\frac{T_{000} - T_{200}}{x_2 - x_0}) (y_2 - y_1) (z_2 - z_1)$$

$$\frac{k(y_2 - y_1)(z_2 - z_1)}{x_2 - x_0} \left(T_{000} - T_{200}\right)$$
(3-2)

At this point we can construct an analog model for the thermal system in which current, voltage, and conductance in electrical system correspond to power, temperature, and thermal conductance. When this is done one can easily recognize that the equivalent thermai conductance  $G_{TH}$  is given by

$$G_{TH} = \frac{k(y_2 - y_1)(z_2 - z_1)}{x_2 - x_0}$$
(3-3)

and

Similarly, we can calculate thermal conductance in other directions. The resulting equivalent circuit model for the subregion is shown in Fig. 3.4.

The thermal storance associated with a subregion can be obtained from continuity equation. Referring to Fig. 3.4 the total power flowing out of the node No is



Fig. 3.4

Equivalent circuit model for a subregion

t



- 51.

where  $T_i$  is the temperature of the surrounding nodes,

G; is the conductance between nodes N and N;.

The net power (P<sub>in</sub> - P<sub>out</sub>) is the heat energy stored per unit time. Thus we can write

in - 
$$P_{out} = \frac{d}{dt} \int_{V} pc T dV$$
 (3-5)

where pc is the specific heat of the material,

dV = dxdydz, and

V corresponds to the volume of the subregion.

If we assume that T is constant within the volume element, then

we can write

$$P_{in} - P_{out} = V_{PC} \frac{dT}{dt} = C_{TH} \frac{dT}{dt}$$
(3-6)

where  $C_{TH} = V_{PC}$ .

Thus we obtain the thermal capacitance associated with this node:

$$c_{TH} = v_{P_s} c_s \tag{3-7}$$

The completed model for this subregion is shown in Fig. 3.5.

The finite difference approximation approach is attractive in that the thermal network algorithm can be implemented very easily. However, this approach presents a difficult problem for typical integrated circuit layouts. Proper matching of the boundary conditions on the top surface of the chip requires that each active



Complete circuit model for a subregion

electrical circuit element on the die have one subregion associated with it. This requirement results in the formation of a number of nodes which is greatly in excess of the number of electrical elements on the surface of the die as illustrated in the example of Fig. 3.3(a). For N device locations on a chip it will in general create  $N^2$  thermal nodes. Even for a simple operational amplifier, N can be easily over 30, which causes the total number of thermal nodes to be 900! This excessive number of thermal nodes results in high cost in the computation and large memory space requirements.

# 3-4. Asymmetrical finite difference approach

With the symmetrical finite difference approach, one node is associated with every rectangular subregion. A better approach that can be used to avoid this problem is a generalization of the symmetrical finite difference approach. In this method a network of triangles is formed by connecting the thermal nodes corresponding to device locations and some internally created nodes necessary to insure that none of the interior angles of triangles are obtuse. By employing the finite difference approximation to the network thus formed, the values of the thermal resistance and capacitances are easily evaluated. The detail of the theory behind this approach is now presented in a slightly different fashion from the original derivation by Mr. McNeal [19].

Our objective can be stated as follows: Given randomly distributed nodes we wish to connect every node to its adjacent nodes with an equivalent thermal resistance in order that the temperatures at the nodes will be as near as possible the correct solution of the general

heat flow equation. Suppose we pick for any triangles a point interior to the triangle and connect it to its three adjacent points chosen in like manner in an arbitrary fashion, as shown by the dark lines in Fig. 3.6. Now let us define the current flowing through the common boundary c-d as the current flowing through the resistor connecting nodes A and B. This current I<sub>AB</sub> is given by

$$I_{AB} = -\int_{C}^{d} k \vec{v} \vec{1} \cdot \vec{d} \vec{r}$$
 (3-8)

where dr is along the common boundary c-d. The voltage (temperature) difference between A and B is given by

where  $d\hat{l}$  is along the line segment connecting nodes A and B.

Thus the equivalent resistance R<sub>AB</sub> between nodes A and B is given by

$$\lambda_{AB} = \frac{v_{AB}}{^{1}AB} = \frac{\int_{A}^{B} - \vec{r} \cdot \vec{d} \cdot \vec{d}}{\frac{v}{c} - \vec{v} \cdot \cdot \vec{d} \cdot \vec{d}}$$
(3-10)

The resistance value evaluated above is of no significance since it depends on a particular temperature distribution. If we can make  $R_{AB}$  independent of temperature distribution by suitably choosing points c to d, then we will have succeeded in forming equivalent circuit representation of the thermal behavior. In general this is not possible. Suppose we choose c and d in their respective triangles such that the perpendicular bisectors of the three line segments

53.


Asymmetrical thermal network with arbitrarily defined

common boundary

comprising the triangles meet at c and d, and define the integration path along the straight lines connecting c and d, as shown in Fig. 3.7. As long as all the inner angles of triangles are not obtuse, the three bisecting lines will meet at one point inside the triangle. With this particular choice of c and d the integration path has a special attractive feature that if  $\vec{\nabla t}$  = constant, then

$$v_{AB} = \int_{A}^{B} -\overline{v}\overline{t} \cdot d\overline{t} = -\overline{v}TI_{AB} \cos \alpha$$
 (3-11)

$$AB = \int_{A}^{B} -k\sqrt[3]{r} dr = -kr_{cd} \cos\alpha \qquad (3-12)$$

Thus

$$R_{AB} = \frac{^{1}AB}{kr_{cd}}$$
(3-13)

where  $\alpha$  is the angle between  $\vec{d}i$  and  $\vec{v}\vec{1}$ .

 $R_{AB}$  is now dependent only upon the physical property of the material and the manner in which the region is subdivided. This concept is now carried out for three-dimensional case and error analysis will follow in the next section.

For three-dimensional case, the block of material can be subdivided in the similar manner as shown in Fig. 3.8. In this case

$$V_{AB} = -\int_{A}^{B} \vec{v} \mathbf{\hat{T}} \cdot \vec{d} \mathbf{\hat{1}}$$
 (3=14)

55.



Fig. 3.7

Asymmetrical thermal network

57.

4

,\*

that

where  $\left( \vec{v} \vec{1} 
ight)_{0}$  is  $\vec{v} \vec{1}$  evaluated at node 0, then

where  $\alpha$  is the angle between the line segment  $\overline{AB}$  and  $(\vec{\sigma T})_0$  . Thus

$$R_{AB} = \frac{V_{AB}}{I_{AB}} = \frac{I_{AB}}{k\Delta z} \frac{1}{cd}$$
(3-19)

In the identical manner all the thermal resistance to the adjacent nodes in horizontal plane are evaluated. The thermal resistor between A and D is calculated as follows:

$$v_{AD} = -\int_{A}^{D} \vec{v} \cdot \cdot \cdot \vec{d}_{a}$$
 (3-20)  
 $v_{AD} = -k \int_{S} \vec{v} \cdot \cdot \cdot \vec{d}_{s}$  (3-21)

where  $\mathsf{S}_{\mathsf{top}}$  is the area of polygon on the top surface. If we assume that

-

along the line segment DA and over S<sub>top</sub>, then

(3-23)

where 
$$lpha$$
 is the angle between  $(ec{ au f})_{D}$  and  $ec{ au A}$ . Thus

Similarly

The thermal capacitance assoc:ated with each subregion is evaluated in the same way as the symmetrical finite difference method. Since each node has a volume element associated exclusively with itself, one can attribute the heat stored in that volume element to that node. (See Fig. 3.8(b).) The continuity equation gives the following equation:

$$P_{in} = P_{out} = P_{in} \le \sum_{i=1}^{N} (T_A = T_i)/R_{A_i}$$

$$= \frac{d}{dt} \int_{V} \rho_{s} c_{s} T dV \qquad (3-27)$$

where  $\mathtt{T}_{\mathsf{A}}$  is the temperature of the node A,

 $R_{\mbox{A}\,i}$  is the thermal resistance between node A and its adjacent node i,



if we assume that

within this volume element, then

$$i_n - P_{out} = P_{cV} \frac{dT}{dt}$$
 (3-23)

Therefore

thermal resistance to a user-specified value. In the program developed header as shown in Fig. 3.9(a). Obviously the density of thermal nodes additional nodes are created along the outside edges of the rectangular ever this arrangement is adequate to model the thermal behavior of the leading to the ambient represents a portion of the junction-to-ambient thermal resistance. Each subregion has one thermal resistance leading area of the subregion. Therefore the values of these resistances must the temperature is calculated twice on the top surface of the chip at be obtained numerically so as to adjust the total junction to ambient in the header region not directly underneath the die is sparse. Howto the ambient and its conductance is scaled according to the bottom region remote from the active device locations. A typical subregion The resulting equivalent circuit employing asymmetrical approach for the example of Fig. 3.9(a) is shown in Fig. 3.9(b). The identical of the die-header sandwich is shown in Fig. 3.10. The resistance thermal network is formed for the portion of the header directly underneath the die. In addition to these thermal nodes, several



two different sets of this interface conductance, 1.5G $_{ m TH}$ and 2.0G $_{ m TH}$ ,
where $\mathtt{G}_{TH}$ is the user-specified junction-to-ambient thermal conduc-
tance. (That is, the thermal conductance of $1.56_{TH}$ and $2.06_{TH}$ are
distributed over the bottom surface of the header, in proportion to
the bottom area.) The final value of this interface conductance is
linearly interpolated. If the exact value is desired several itera-
tions will be necessary.
Two thermal network formation algorithms were written to imple
nent this approach. The first algorithm forms a triangular thermal
network formation at the expense of large thermal node count. The
second algorithm forms the network in a different manner from that of
the first algorithm typically resulting in smaller thermal node count.
łowever, this algorithm does not always complete the network formation
successfully. To ensure its success some extra data must he entered

whose inner angles are all less than 90 degrees, some additional nodes ter. For the detail of the two algorithms see Appendix 3.) Since the this, a proper matching of boundary conditions around the edges of the T->PICE2B. The second algorithm is separately written in the program have to be created to ensure this requirement is met. In addition to T-SPICE2C. (T-SPICE2A and T-SPICE2B are introduced in the next chapenterea. devices are not always located so as to form a network of triangles each layer. Note that there does not exist a unique way of forming rectangular structure requires that more nodes be created along the outside edges. Due to these difficulties, the algorithms typically create three to five times the number of total device locations for The first algorithm was incorporated into programs T-SPICE2A and successfully. To ensure its success some extra data must network formation at the expense of large therm second algorithm forms the network in a differe However, this algorithm does not always complet ment this approach. The first algorithm forms the first algorithm typically resulting in sma



A typical subregion of the die-header sandwich

thermal networks. Although this is considerably better

Ś

63.

65.	66.
ent can	heating effects which occur in very small geometry devices operated
is	at high power densities with short pulse widths will not be accurately
	predicted. Such phenomenon depend heavily on the temperature distri-
oroach [12].	bution with a few tens of microns of the device in the vertical and
elements	horizontal directions.
contain	Thermal capacitance associated with the die-package structure
dis-	other than those already mentioned can be included in a lumped form
tional	around the outside edges of the header. However this was not done in
erated	an actual analysis of the program due to the following reasons:
-uoo	(1) In most cases the thermal time constant associated with this por-
d more	tion of the structure is very large and the details of thermal
	behavior in this order of time scale is of no interest.
are	(2) When widely separated time constants are involved in the transient
f any	analysis, the cost of computation becomes excessive. This is
	particularly true in the light of the fact that the ratio of the
stors	smallest electrical time constant and the largest thermal time
can be	constant could be as large as 10 <sup>10</sup> .
hem as	If one is interested in the thermal behavior in the time scale
arallel	of thermal time constant energy storage elements of the system, one
dif-	can simply neglect the electrical energy storage elements.
ortant	The effects of bonding wires and voids are not included in the
is-	present program but ground work is laid out in such a way that their
	inclusion is straightforward.
nodes	3-5 Error analysis of the finite difference approximation
e	
shorter	
	in three-dimensional case is in general difficult to evaluate. We will

than the symmetrical finite approximation method, more improvement be made. The total number of nodes created on the header layer is slightly greater than that for chip plane. Three important limitations arise from this modeling approach [ The first is that in circuits which contain only a few circuit elements which are widely spaced physically, the thermal model will not contain enough thermal nodes to predict accurately the chip temperature distribution. To avoid this problem, the user must introduce additional nodes to insure that no point on the surface of the chip is separated from its adjacent node by more than  $\Delta l$  where  $\Delta l$  is to be chosen consistent with the accuracy desired. This point will be discussed more in detail in the next section.

A second important limitation is that the heat sources are represented as point sources, and the temperature sensitivity of any element is localized at one point. Device structures are often encountered which are distributed over a large area, large resistors and power resistors being the best examples. These structures can be accurately modeled by the user of the program by representing them as being composed of a number of individual devices connected in paralle or series as appropriate. Each of the individual devices has a different physical location. Such an approach is particularly important in the modeling of power transistors where nonuniform current distribution in the device is an important thermal effect.

A third important limitation is that since the thermal nodes are separated by a distance on the order of the electrical device separation, thermal phenomenon which take place over distances shorter than this are not well modeled. Thus, for example, certain self-



68.

first reduce this error analysis to a two-dimensional problem by making a physically reasonable assumption that the temperature variation in vertical direction is linear. That is,

<u>ar</u> az| x≖y≡constant

direction. Obviously if the heat generated is uniform over the entire thermal conductivity material and usually very thin. Any heat generdeviation around the edges of the chip. The validity of this assumpsurface of the chip, this is a correct assumption aside from slight This assumption is reasonable because a silicon chip is a highly ated on the top surface of the chip will flow mainly in vertical tion may be violated if

- (1) the heat source on the top surface of the chip is narrowly confined in an area smaller compared to mesh size;
- the header material is made of a material of high thermal conductivity. 5

With this assumption the error analysis is made essentially two dimensional

the line segment  $\overline{AB}$  be the X axis. If we Taylor expand the temperature the point "0" as the origin of X and Y rectangular coordinates and let First we calculate the error in temperature introduced by the finite difference approximation. Let us assume that the temperature distribution is given by T(x, y, z). Referring to Fig. 3.8, choose

ą

0,

Now we calculate the error in heat flow. Let us first define

$$f(y, z) \equiv \frac{dT}{dx}\Big|_{x=0}$$
 (3-35)

Then, the exact amount of heat flow (P<sub>AB</sub>)<sub>EXACT</sub> from node A to node B

is given by

$$(P_{AB})_{EXACT} = -k \int_{z_1}^{z_2} \int_{y_1}^{y_2} f(y, z) dy dz$$
 (3-36)

If we Taylor expand f in the y and z directions about the origin we obtain,

$$f(y, z) = f(0, 0) + \left(y \frac{\partial f}{\partial y}\right| + z \frac{\partial f}{\partial z}\right| + \frac{1}{2}\left(y^2 \frac{\partial^2 f}{\partial y^2}\right| + 2yz \frac{\partial^2 f}{\partial y \partial z}\right|$$

$$z^{2} \frac{a^{2}f}{a^{2}2}$$
 +  $\frac{1}{3!} (\frac{a^{3}f}{a^{3}3}) + \frac{3y^{2}}{a^{2}b^{2}}$ 

+ 
$$3yz^2 - \frac{a^3f}{ayaz^2}$$
 + . . . (3-37)

where all the derivatives are evaluated at y = z = 0. Thus we obtain,

$$(P_{AB})_{EXACT} = -k \int_{z_1}^{z_2} \int_{y_1}^{y_2} f(y, z) dy dz = -k \{f(0, 0) \Delta y \Delta z\}$$

$$+ \frac{1}{2} \frac{\partial f}{\partial y} \left[ \begin{array}{c} y^2 \Delta z \\ y^2 \Delta z \end{array} \right]_{y_1}^2 + \frac{1}{2} \frac{\partial f}{\partial z} \left[ \begin{array}{c} z^2 \Delta y \\ z^2 \end{array} \right]_{z_1}^2$$

·

69.

$$+ \frac{1}{2}(\frac{1}{3}y^3 \frac{a^2f}{ay^2} \Big| \Delta z \Big|^{Y_2} + \frac{1}{2}y^2 z^2 \frac{a^2f}{aya^2} \Big|^{Y_2} \Big|^{Z_2}$$

$$+ \frac{1}{3} z^{3} \frac{a^{2} f}{a^{2} 2} | \Delta y |^{2} ) + \dots$$
 (3-38)

where  $\Delta z = z_2 - z_1$ ,  $\Delta y = y_2 - y_1$ 

Now if we use the assumption Eq. (3-30), the third, fifth and sixth terms on the right-hand side vanish. Obviously if "0" is the midpoint of the line segment  $\overline{z_1 z_2}$ , the third and fifth terms vanish independent of the assumption Eq. (3-30). If we further assume that "0" is the midpoint of  $\overline{v_1 v_2}$ , then the second term also vanishes. In general, this will not be the case. However, for most cases,  $|v_1| \stackrel{2}{=} |v_2|$  and thus the second term when we let  $|v_1| = |v_2|$  in Eq. (3-38) to obtain we let  $|v_1| = |v_2|$  in Eq. (3-38) to obtain

$$(P_{AB})_{EXACT} = -k[f(0, 0)\Delta x + \frac{\Delta y^3 \Delta z}{4} \frac{a^2 f}{ay^2} \Big|_{y_1}^{y_2} + \dots (3-39)$$

The finite difference approximation on the other hand gives from Eq. (3-18)

= -kf(0, 0)ΔγΔz

Therefore the first order error  ${}^{\Delta}\mathsf{P}_{\textbf{AB}}$  is given by

(07-6)

$$\Delta P_{AB} = |(P_{AB})_{EXACT} - (P_{AB})_{APPROX}| \stackrel{2}{=} \frac{k\Delta y^3 z}{4} \frac{a^2 f}{ay^2}|_{y_1}^{y_2}$$
(3-41)

71.

The exact R<sub>AB</sub> is given by

$$(R_{AB})_{EXACT} = \frac{(T_{AB})_{APPROX} + \Delta T_{AB}}{(P_{AB})_{APPROX} + \Delta P_{AB}}$$

$$= \frac{(T_{AB})_{APPROX} (1 + \frac{\Delta T_{AB}}{(T_{AB})_{APPROX}})}{(P_{AB})_{APPROX} (1 + \frac{\Delta P_{AB}}{(P_{AB})_{APPROX}})}$$

$$= \frac{2}{(R_{AB})_{APPROX} (1 + \frac{\Delta T_{AB}}{(T_{AB})_{APPROX}})}$$

where

and we used

and

Substituting Eq. (3-34), (3-41) in (3-42), we obtain

$$(R_{AB})_{EXACT} = (R_{AB})_{APPROX}(1 + \frac{1}{24}(\Delta x^2 \frac{3^{5}T}{3x^{3}}) - \Delta y^2 \frac{3^{5}T}{3x^{3}y^{3}})/(\frac{3T}{3x})$$
(3-43)

Thus the percentage error in  $R_{AB}$  , denoted as  $\left(R_{AB}\right)_{\hat{X}}$  introduced by the finite difference approximation is given by

 $(\Delta R_{AB})_{g} = \frac{1}{24} (\Delta x^{2} \frac{a^{3}T}{ax^{3}} - \Delta y^{2} \frac{a^{3}T}{axay^{2}} / 1 / (\frac{aT}{ax})$  (3-44)

Obviously as  $\Delta x$ ,  $\Delta y$  + 0,  $(\Delta R_{AB})_g$  + 0. Thus the  $(\Delta R_{AB})_g$  decreases as the square of the mesh size  $\Delta x$ ,  $\Delta y$ . The precise evaluation of error is difficult to make since we do not know

$$\frac{33_{T}}{3x^{3}}, \frac{3_{T}}{3x^{3}y^{z}}$$

A percentage error in  $R_{AB}$  will directly translate to a percentage error in temperature distribution because power dissipation within elements on the top surface of the chip is to a first order dictated by the electrical nodal voltages and a very weak function of temperature. Thus the power dissipation is known very accurately.

Additional thermal nodes created on the top surface of the chip do not necessarily add to the total number of thermal nodes for actual analysis. In an actual analysis, referring to Fig. 3.11, one can first ignore the thermal resistances  $R_A$  from the top surface of the chip to the heat source and solve for the temperature  $T_A^i$ , at node A'. In order to obtain the correct device temperature  $T_A^i$ , one only needs to add the temperature drop across the resistor  $R_A^i$ , that is

This scheme works well with the functional iteration. (See the next chapter.) However, it causes some difficulty in convergence in the Newton-Raphson method. In addition to this

73.	74.
	extra layer of nodes from a view point of economical use of computer
	time. Thus in the program developed, a node is chosen on the top sur-
	face of the chip. With a node chosen on a top surface of the chip,
	the same procedure can be followed to obtain the same result as given
	by Eq. (3-44) for the percentage error in temperature distribution.
	This is due to the assumption of Eq. (3-30).
	The error analysis made in this section is essentially 2 1/2
	dimensional in a sense that the temperature distribution in z direc-
	tion is constrained by the assumption of Eq. (3-30). Therefore the
	dependence of $(\Delta R)_g$ on mesh size as $\Delta x^2$ , $\Delta y^2$ will not be correct if
	this assumption is violated. In such cases, the dependence of $\left( \Delta R  ight)_{m{g}}$
	will involve linear relation with Δx, Δy, Δz. Thus for a particular
	die-package structure in which Eq. (3-30) cannot be assumed, one must
	create an extra layer of nodes on the top surface of the chip to obtain
	a more accurate result. For many integrated circuits, Eq. (3-30) is
a	reasonable and the comparison of the two thermal networks did not show
	any difference in the response of many integrated circuit performances
	aside from the small fixed amount of dc shift in temperature distribu-
	t ion.

à



One method to suppress the creation of an extra node when the

node is chosen in the middle of the subregion

The third constraint that each branch relation be satisfied	
at each instant of time implies a system of algebraic differential	
equations of the form,	
$\tilde{B}(\dot{x}, \dot{x}, t) = [B_{1}(\dot{x}, \dot{x}, t), B_{2}(\dot{x}, \dot{x}, t) \dots ]^{TY}$ (4-2)	
where ½ is the time derivative of ½ and B are in general non-linear functions of ½, ½, t. Combining Eq. (4-1) with Eq. (4-2), we obtain	
$F(\hat{x}, x, t) = 0$ (4-3)	
This is the most general form of equations describing the coupled	
system, and Eq. (4-3) must be solved under dc, transient and ac con- litions.	
One can formulate the coupled system more specifically so as	
to attach a more physical interpretation to the equations. The elec-	
rical system must have KVL and KCL satisfied independent of the	
chermal behavior of the coupled system. Thus, we can write	
$\tilde{0} = \tilde{\mathbf{x}}, \mathbf{V}$	
where $\check{x}$ is now a vector consisting of electrical branch voltages and	
urrents only. The third constraint gives a system of algebraic	
lifferential equations of the form	
$\tilde{B}^{1}(\tilde{x}, \tilde{x}, \tilde{T}, T, t) = 0$ (4-5)	
where T is a vector of thermal variables. If the number of electrical	
conchor is sound to M F. // // //	

of equations. Thus, when Eq. (4-4) and Eq. (4-5) are combined to form branches is equal to  $N_E$ , Eq. (4-4) and Eq. (4-5) each give  $N_E$  number wher

Q

ę

#### CHAPTER 4

THE MATHEMATICAL FORMULATION AND NUMERICAL METHODS

### 4-1. Introduction

system and formulate a mathematical description of the coupled system. Advan-With the development of a circuit model for the die-package electro-thermal system is presented first and two numerical methods tages and disadvantages associated with the two methods are also structure, the next task is to combine this with the electrical In this chapter, the technique for equation formulation of the pertinent to the solution of the equations are investigated. given.

## General formulation of the coupled system 4-2.

laws: Kirchoff's voltage law (KVL), Kirchoff's current law (KCL), and from the interconnection of branches and are independent of the branch the element law (branch characteristic). The first two laws KVL, KCL are linear algebraic constraints on branch voltages (temperatures for the thermal system) and current (heat flow in thermal system) arising The coupled system must be modeled subject to three basic characteristics. Thus, they imply a topological linear system of equations [20]:

$$A_{x} = 0 \qquad (4-1)$$

where the matrix A contains coefficients that are +1, -1, 0 and  $\check{x}$  is the vector consisting of both electrical mand thermal variables.

75.

at

- 76.

•

شبا

<u>a</u>

. [j<sup>×</sup>, ×, j

operator on ½, ½, Ť, ť. t. Similarly for the thermal it will involve 2N<sub>E</sub> differential

KCL

and to satisfy the third constrai

$$\tilde{\mathbf{b}}^{11}(\dot{\mathbf{x}}, \mathbf{x}, \dot{\mathbf{T}}, \mathbf{T}, \mathbf{t}) = \tilde{\mathbf{0}}$$
 (4-8)

and Eq. (4-8) are combined we hav If the number of thermal branches

 $H_{j}$  is a non-linear operator on  $\hat{x}_{i}$ . Thus, we have derived another for

system:

$$[f(\dot{x}, \dot{x}, \ddot{T}, \ddot{T}, t) = 0$$
 (4-10a)

$$H(\tilde{x}, \tilde{x}, \tilde{T}, \tilde{T}, t) = 0$$
 (4-10b

When a particular integration met

ę

$$\tilde{\mathbf{r}}(\mathbf{x}, \mathbf{T}) = \mathbf{0}$$
 (1)

$$H(x, T) = 0$$
and H are non-linear operators on  $\dot{x}$ , x, T, T, t.

where F and H are non-linear ver . We can further simplify

model developed in Chapter 3. Th

80.	an equivalent system of linear equations at each iteration in a dc analysis, and at each iteration of each time point in a transient	analysis. When this is done, and the modified nodal analysis method	of equation formulation is employed, the general expression for the	coupled system reduces to a linear system of equations	Ax = j (4-15)	where $\check{\mathbf{x}}$ is the vector of unknown variable and $\check{\mathbf{j}}$ is the excitation	vector of the system. The dimension of the matrix A is related to the	total number of electrical nodes, thermal nodes, inductors, independent	voltage sources, temperature sources and temperature controlled voltage	sources. (A typical example of temperature controlled voltage sources	is a zener diode.)	In the next two sections, two methods relevant to the solution	of Eq. (4-14) are presented.	4-3. <u>Newton-Raphson's method</u>	4-3-1. <u>General description</u>	The first method proposed is the Newton-Raphson method applied	to the entire coupled system.	Any electrical branch relations can be written as	f(x, T) = 0 (4-16)	where we assumed that the branch relations depend on branch voltage	and its temperature and do not directly depend upon the actual heat	flow.	The straightforward application of the Newton-Raphson algorithm	ē.
62					(		2					<b>キ</b> / ~ /		Fig. 4.1	A thermal lumped model associated with a node									



$$x^{n+1} = x^n + \frac{\partial f}{\partial x}\Big|_n (x^{n+1} - x^n) + \frac{\partial f}{\partial T}\Big|_n (T^{n+1} - T^n)$$
 (4-17)

where n corresponds to iteration count and  $\frac{\partial f}{\partial x} \Big|_{n}$ ,  $\frac{\partial f}{\partial T} \Big|_{n}$  are the partial derivatives of f with respect to x and T, evaluated at the n<u>th</u> iterations. The resulting admittance matrix will take a form as shown in Fig. 4.2, where the elements in the submatrix  $\frac{\partial 1}{\partial T}$  are temperature controlled current sources corresponding to the effects of temperature on the electrical performance of the circuit and the elements in  $\frac{\partial F}{\partial V}$  are electrically controlled power sources which indicate the  $\frac{\partial F}{\partial V}$  are electrical prover dissipation in the circuit on the electrical power power wheth the electrical power power dissipation in the circuit on the electrical power by the electrical power dissipation in the circuit on the electrical power power whether the electrical power by the electrical power by the electrical power power whether the electrical power by the e

Once the linearization process is completed, and the update logic employed to limit power, temperature, voltage, and current excursions from one iteration to the next, the Newton-Raphson method proceeds in a straightforward manner. This iteration scheme is illustrated in Fig. 4.2. One of the programs developed employs the Newton-Raphson method, and this program is called T-SPICE2B.

voltages

## 4-3-2. Branch relations in the electro-thermal system

Unlike an electrical system, the coupled system requires a few additional types of branch elements. Basically, the following three different branch relations are encountered in typical electro-thermal systems.

(1) Current defined elements which depend on both its terminal voltage, V, and temperature, T.



81.

For this element, the branch linearization employing Newton-Raphson method gives the following iteration scheme:

$$|n^{+1}| = |n| + \frac{3f}{3V}|_{n} (x^{n+1} - x^{n}) + \frac{3f}{3T}|_{n} (T^{n+1} - T^{n})$$

$$I_{0} + \frac{3f}{3V} \Big|_{n} V^{n+1} + \frac{3f}{3T} \Big|_{n} T^{n+1}$$
 (4-19

a

where

$$r = 1^n - \frac{\partial f}{\partial V} \Big|_n \times^n - \frac{\partial f}{\partial T} \Big|_n T^n$$

and n corresponds to iteration count.

The equivalent circuit model for this element is shown in Fig. 4.3. In Fig. 4.3,  $l_0$  is a constant current source,  $\frac{\partial f}{\partial T} \Big|_n$   $T^{n+1}$  is a temperature dependent current source, G is an equivalent conductance of the element. A good example of this type of element is a diode whose voltage, current and temperature relationship is given by

where l<sub>o</sub> is a constant, Eg is energy gap of the silicon, and k is a Boltzmann's constant. (2) Voltage defined element which depends upon both its branch current, 1, and temperature, T.



Equivalent circuit model for a current defined element

Fig. 4.3

A similar procedure to (1) gives the following relation and its element model as shown in Fig. 4.4.

 $\sqrt{n+1} = \sqrt{n+3} + \frac{3f}{31} + \frac{3f}{n} + \frac{3f}{31} + \frac{3f}{n} + \frac{7}{31} + \frac{7}{n+1} + \frac{3f}{n} + \frac{7}{n+1} + \frac{7}{n+1}$  (4-21)

where

$$v_0 = v^n - \frac{3f}{31} \Big|_n |^n - \frac{3f}{3T} \Big|_n$$

۲ ۲ In Fig. 4.4, V<sub>O</sub> is a constant voltage source,  $\frac{3f}{3T}\Big|_{n}T^{n+1}$  is a temperature dependent voltage source, R is an equivalent resistance of the element.

A good example of this type of element is a zener diode whose voltage  $V_{Z}$  and temperature, T, is given by

$$(T) = V_{z_0} + TC*(T - T_0) + V_{z}.R_{z}$$

where V<sub>z</sub> is a voltage drop across the zener at a nominal temperature  $z_o$ T<sub>o</sub>, TC is the temperature coefficient, I<sub>z</sub> is the current through the zener, and R<sub>z</sub> is its series resistance.

(3) Thermal-current defined element which depends upon its branch voltage, V, and temperature, T.

In this particular element, we can write:

$$P = f(V, T)$$
 (4-22)

There are two different kinds of thermal-current defined elements. One is the heat source where T is the temperature of the element generating heat. The other is the thermal resistor, where T is the temperature difference between two thermal nodes. The heat



Fig. 4.4

Circuit model for a voltage defined element

flow through it is defined by the temperature difference across the

thermal resistor.

For the first kind, we have

$$P^{n+1} = P_{o} + \frac{\partial f}{\partial V} \Big|_{n} V^{n+1} + \frac{\partial f}{\partial T} \Big|_{n} T^{n+1}$$
 (4-23)

where

$$P_{O} = P^{n} - \frac{\partial f}{\partial V} \Big|_{N} V^{n} - \frac{\partial f}{\partial T} \Big|_{N} T^{n}$$

The element model is shown in Fig. 4.5. In Fig. 4.5,  $l_0$  is a constant heat source,  $-\frac{\partial f}{\partial T}\Big|_n$  is an equivalent thermal resistance shunting the thermal node to the ground.  $\frac{\partial f}{\partial V}\Big|_n T^{n+1}$  is a voltage dependent heat source and it indicates the effect of electrical nodal voltage on power dissipation. A good example of this kind of element is power dissipated in a diode whose relationship is given below:

For the second kind, we have

$$P = f(T)$$
 (4-24)

We can write

$$P^{n+1} = P^n + \frac{\partial f}{\partial T} \Big|_n (T^{n+1} - T^n) = P_0 + \frac{\partial f}{\partial T} \Big|_n T^{n+1}$$
 (4-25)

where

 $P_{O} = P^{n} - \frac{\partial f}{\partial T} \Big|_{n} T^{n}$ 

87.



.....

Circuit model for a current defined element that depends on

voltage and temperature



89. 89.

The element model is shown in Fig. 4.6. If in particular, the heat flow through the resistor is linear

with temperature difference, then Eq. (4-25) reduces to

where G is a constant linear thermal conductance. The element model also reduces to that shown in Fig. 4.7.

## 4-3-3. Update logic

The straightforward application of the Newton-Raphson algorithm results in numerical convergence problems in typical electronic circuit when the iterate solution is not sufficiently close to a correct solution. These problems occur due to numerical overflow and/or numerical oscillations. In the past, basically three different algorithms have been employed to eliminate these problems [1]. In the case of electrothermal simulation, the problems are more complicated because a scheme must be developed so as to properly limit not only voltages and currents but also temperatures and heat flow. In the program T-SPICE2B, a modified version of simple limiting process with alternating bases has been employed as follows:

First, for a given  $\underline{T}_n$  and an iterate solution  $\widehat{T}_{n+1}$ , the new temperatures  $T^{n+1}$  are updated according to a simple criterion in which their temperature excursion is limited to  $\pm \Delta T$  which can be userspecified or defaulted at 1°C. The flow chart for this temperature limiting algorithm is shown in Fig. 4.8.

Secondly, non-linear elements must be treated properly. For a bipolar transistor, for example, the question is the following:



Circuit model for a non-linear thermal resistor



Circuit model for a linear thermal resistor





Given (V<sub>BE</sub><sup>n</sup>, I<sub>CBE</sub><sup>n</sup>, V<sub>BC</sub><sup>n</sup>, I<sub>CBC</sub><sup>n</sup>, P<sup>n</sup>) and iterate solution ( $\hat{V}_{BE}^{n+1}$ ,  $\hat{i}_{CBE}^{n+1}$ ,  $\hat{i}_{CBC}^{n+1}$ ,  $\hat{p}^{n+1}$ ), how shall we best choose  $(v_{BE}^{n+1}, v_{BC}^{n+1}, l_{CBE}^{n+1}, l_{CBE}^{n+1}, p_{n+1}^{n+1})$  so that the next iterate solution be as nearly close to the correct solution as possible?  $l_{CBE}$  and  $l_{CBC}^{cBC}$  are that portion of the collector current due to base to emitter,  $v_{BE}^{e}$ , base to collector  $v_{BC}$  junction voltages respectively. P is the power dissipation of the device and n is an iterate count. First, two junction voltages,  $v_{BE}^{e}$ ,  $v_{BC}$  are updated individually according to the rule as indicated in the flow chart of Fig. 4.9. Basically in this scheme, the junction voltage excursions of forward (reversed) biased junction from one iteration to the next is limited to an empirical factor of  $2v_T(v_{RLIM})$ .  $v_T$  is the thermal voltage at temperature T, and given by kT/q.  $V_{RLIM}$  is a user-specifiable constant.

One significant difference in this update logic is the introduction of  $V_{RLIM}$  (defaulted at one volt) which is used to limit the excursion in the reverse biased junction voltage. This becomes necessry due to the fact that a large excursion in reverse biased junction voltage, for example, could result in a large increase in power dissipation of a bipolar transistor. For an electrical circuit alone, it was not necessary because the reverse biased junction voltage, did not change the currents within the circuit very much. After  $V_{BE}^{n+1}$  and  $V_{BC}^{n+1}$  have been chosen according to the flow

Arter YBE and YBC nave been chosen according to the chart of Fig. 4.10, a new power dissipation is computed as

P<sup>n+1</sup> = V<sub>BE</sub> · <sup>1</sup>B + V<sub>CE</sub> · <sup>1</sup>C





(4-28)

(4-29)

96.

(4-27)

 $DD_{2}(t_{n+1}) = \frac{x_{n+1} - x_{n}}{h} - \frac{x_{n} - x_{n-1}}{h_{n-1}}$ 

The identical method was carried on to T-SPICE.

a form slightly different from those involving electrical dependence only. If, for example, charge q on a capacitor plate is a function branch linearization employing the Newton-Raphson method would take If the energy storage element has a temperature dependence, of its terminal voltage as well as its temperature, we can write

The Trapezoidal Integration algorithm gives

$$I_{n+1} = q_n + \frac{h}{2} (\dot{q}_n + \dot{q}_{n+1})$$
 (4-3)

Solving Eq. (4-32) for  $i_{n+1}$ , we get

$$n+1 = 2 \frac{q_{n+1} - q_n}{h} - 1_n = \frac{2}{h} q_{n+1} - (\frac{2q_n}{h} + 1_n)$$
 (4-33)

The last term in the parenthesis above is known from the previous ti (4-33) is in general a non-linear equation involving  $V_{n+1}$ ,  $T_{n+1}$ . point solution and is constant. Since q is a function of V and T, we Taylor expand Eq. (4-33) we obtain





**99**.





Circuit model for a capacitor

Fig. 4.11

ŗ

Shown in Fig. 4.12(c) is the electro-thermal admittance matrix for thi circuit.	4-3-5. Computational effort involved in the Newton-Raphson algorithm	The use of Newton-Raphson algorithm appears attractive in that it would always converge as long as one can start sufficiently close	to the correct solution. With the adoption of proper update logic as described in $4-3-3$ , indeed the algorithm does show very good conver-	gence properties. However, the computational effort involved in this method is quite large.	Nagel [1] reported that for typical integrated circuits, (1) 10 $\sim$ 20% of the computational cost of analysis portion of simu-	lation, using Markowitz sparse matrix technique is expended for	(that is, the evaluation of matrix coefficients). (2) The cost of analysis portion of simulation increases N <sup>1</sup> .24	(Eq. 4-36), where N is the dimension of the matrix.	Assume that for a given circuit the number of electrical nodes is N <sub>E</sub>	and that three times as many thermal nodes as electrical nodes are	generated for each layer of thermal network. If we assume that the	proportion of computational cost for LU decomposition and loading is	maintained in the solution process of the electro-thermal admittance	matrix, then the cost of simulation for electro-thermal system will	be, using this empirical formula,
	0	- I <sub>k</sub> ,	-Ia1	a- 1	۹_	Z	Танв								
	_ <u>"</u> ح	×2	۲ <sup>3</sup>	T <sub>4</sub>	T <sub>s</sub>	T <sub>×</sub>	ď								
					<del>-</del>			•							
	<del>-</del>									.12			matrix		
		E	EŦ	1 411	еттн <mark>2</mark> Стн		+	(c)		Fig. 4	circuit	it	mi ttance		
	<b>.</b>	208 754	11	405 - 4 - 4	-4тн						example	nt circu	lting ad		
	<del></del> .	. લ લ. કેર	4 <sup>2</sup> +	212							a simple	equivale	the resu		
	- GI	+ + +	-62	<u> </u>							(a)	(9)	(c)		
	্ দ্র	5		<u> </u>	1	+									

 $\frac{(7N_E)^{1.24}}{(N_E)^{1.24}} = 7^{1.24} \stackrel{\circ}{\simeq} 10$  times as expensive as the electrical

circuit alone. The assumption above may not be exactly correct because

101.

٠.

, ÷

\$

÷

-•

\*

the computational effort spent for the loading of the electro-thermal matrix may not increase in proportion to the dimension of the matrix. In reality, the cost increases at least as much as the simple calculation above suggests. There are two basic reasons for this. First, for typical integrated circuits, the number of off-diagonal entries is  $2 \ v \ 3$  [21] and Eq. (4-36) applies only in such worse. The sparsity of the electro-thermal network however is much worse. Consider for example an electro-thermal network matrix as shown below:

$$\begin{array}{c} 31\\ \hline 3\overline{1}\\ \hline \\ \overline{3}\overline{1}\\ \hline \\ T\\ \hline \hline \\ T\\ \hline \\ T\\ \hline \hline \\ T\\ \hline \hline \\ T\\ \hline \hline \\ T\\ \hline \\ T\\ \hline \hline \hline T\\ \hline \hline \\ T\\ \hline \hline \\ T\\ \hline \hline \hline T\\ \hline \hline \\ T\\ \hline \hline \hline T\\ \hline T\\ \hline \hline T\\ \hline T\\$$

۳ ۲ 9121

bipolar transistor, there will be at least three off-diagonal entries. Resistors will make two off-diagonal entries in  $rac{3T}{2T}$ and  $rac{2P}{3V}$  submatrices. Thus, the large sparsity typically characterized tance submatrix) is typically equal to 2  $^{\circ}$  3. However, the number of The number of off-diagonal entries in submatrix Y $_{
m E}$  (electrical admitvertical direction. Furthermore, the sparsity of the submatrices  $rac{\partial T}{\partial T}$ maintained in the electro-thermal matrix. Thus the portions of time off-diagonal entries in submatrix  $Y_{TH}$  (thermal admittance submatrix) ຣ is at least six, and typically eight because every thermal node is the by 2  $\sim$  3 off-diagonal entries in electricl system matrix cannot be connected to its adjacent nodes in horizontal plane as well as in Consider for example a bipolar transistor. a row in the submatrix  $\frac{\partial P}{\partial V}$  corresponding to the temperature of Similarly the corresponding column in  $\frac{\partial T}{\partial T}$  will have three offspent for LU decomposition can become as much as 50%. and <u>av</u> is very low. diagonal entries.

Second, the computational effort expended in the evaluation of the coupling submatrices  $\frac{\partial T}{\partial T}$  and  $\frac{\partial P}{\partial V}$  can be quite large. This is particularly true of circuit involving exponential non-linearlties. When the above considerations have been included it is easy

When the above considerations have been included it is easy to see that the cost of simulation can be <u>at least</u> ten times greater than when electrical effects only are considered. In some way, however, it is not fair to say that electro-thermal simulation costs at least ten times as much as electrical simulation alone. For example, in a temperature stabilized substrate integrated circuit system, a simulation of electrical effect alone does not have any physical meaning. In this class of circuit the simulation cannot be done without considering thermal effect.

Before the close of this section, one advantage should be mentioned of the Newton-Raphson method in addition to its convergence property. That is, the Newton-Raphson method can be easily adopted to a non-linear thermal network. It is an easy matter to re-evaluate thermal resistance after every iteration. The same can be said about the energy storage element that depends not only on electrical variable but also its temperature.

## 4-4. Modified functional iteration

4-4-1. Introduction

The high cost of computation typical of the Newton-Raphson method can be reduced by a method which may be termed a "modified functional iteration method." It proceeds in the following manner. Rewriting Eq. (4-11)  $\tilde{F}(x, T) = 0$  (4-37a)



first a set of initial temperature guesses  $\overline{T}^{O}$  are made. For a given  $\overline{T}^{O}$ , Eq. (4-37a) is solved for  $\overline{x}^{O}$ , using the Newton-Raphson method. With  $\overline{x}^{O}$ , Eq. (4-37b) is solved for  $\overline{T}^{I}$ . This process is repeated until with  $\overline{x}^{O}$ , Eq. (4-37b) is solved for  $\overline{T}^{I}$ . This process is repeated until with  $\overline{x}^{O}$ , Eq. (4-37b) is solved for  $\overline{T}^{I}$ . This process is repeated until with  $\overline{x}^{O}$ , Eq. (4-37b) is solved for  $\overline{T}^{I}$ . This process is repeated until with  $\overline{x}^{O}$ , Eq. (4-37b) is solved for  $\overline{T}^{I}$ . This process is repeated until with  $\overline{x}^{O}$ , Eq. (4-37b) is solved for  $\overline{T}^{I}$ . This process is repeated until describing the process of solution for one-dimensional case is describing the process of the modified functional iteration. This method is used in one of the programs developed and called T-SPICE2A. In this section, the advantages, disadvantages and the con-

In this section, the advantages, disadvantages and the covergence property of this method are presented.

## 4-4-2. Computational advantages and disadvantages of the modified functional iteration method

The computational advantages of this method are many-fold. Consider the linearized system of equations for both electrical and thermal systems as shown below.

$$[Y_{E}][v] = [1]$$
 (4-38a)

$$[V_{TH}][\tilde{T}] = [\tilde{P}(\tilde{V}, \tilde{T})]$$
 (4-38b)

Eq. (4-38a) and Eq. (4-38b) correspond to Eq. (4-37a) and Eq. (4-37b) respectively. In terms of these equations, the modified functional iteration proceeds as follows: With an initial temperature guess  $\overline{T}^{0}$ , the branch linearized admittance matrix  $\gamma_{E}$  is formed. Then Eq. (4-38a) is solved for  $v^{0}$ . With  $v^{0}$  and  $\overline{T}^{0}$ ,  $\overline{P}(v^{0}, \overline{T}^{0})$  is calculated and inserted to the right-hand side of Eq. (4-38b). Strictly speaking, Eq. (4-38b) must be solved iteratively because it is a non-linear equation.



Illustration of iterative solution

tive to the size of the thermal system. Compared to the case of Newtonevaluate derivatives associated with submatrices inherent in the Newtonadmittance matrix is negligibly small. Since only one LU decomposition total computation time, the saving in computation effort is tremendous. The actual simulation results show that the cost of this method is one-However, in order to avoid this expensive iterative process,  $P(V^O, T^O)$ only one LU decomposition is necessary at each time point provided the Raphson method in which LU decomposition time is as much as 50% of the There exist however several disadvantages to this method. The method is obvious: In the solution of Eq. (4-38b), only one LU decomis used as an approximation. (To solve Eq. 4-38b exactly, one may do half of the Newton-Raphson method. Furthermore, one does not have to the thermal model is not linear, the LU decomposition must be carried out at every iteration and the saving associated with this process as will be carefully investigated. The other disadvantages are: (1) if position is necessary for dc analysis. Even for transient analysis, Raphson method. Another minor advantage is that no limiting process thermal energy storage element is linear with T. Therefore the compoint in transient analysis, the cost of simulation is very insensithe convergence property of the modified functional iteration method repeated until convergence. Thus the first major advantage of this a straight functional iteration to obtain  $\mathtt{T}_{1}$ .) Eq. (4-38b) is then putational cost associated with the LU decomposition of the thermal is necessary for dc analysis, and one LU decomposition at each time most serious one is its convergence property. In the next section, solved for  $I^{I}$ . With  $I^{I}$ ,  $Y_{E}$  is recalculated and this process is is necessary.

5



minor and the only significant disadvantage of this method is presented adaptable to the existing programs such as SPICE 2, the memory allocation scheme must be carefully executed. These problems are however mentioned earlier will be lost. (2) For this method to be readily

# 4-4-3. Convergence of the modified functional iteration method

next.

The most serious disadvantage of the method is that it fails to converge for a certain class of circuits. The problem associated with this non-convergence is now shown below:

First we can rewrite Eq. (4-37a) as

$$\dot{\boldsymbol{\xi}} = \tilde{\boldsymbol{f}}(\tilde{\boldsymbol{T}}) = [\boldsymbol{f}_1(\tilde{\boldsymbol{T}}), \boldsymbol{f}_2(\tilde{\boldsymbol{T}}) \cdot \cdot \cdot \boldsymbol{f}_N(\tilde{\boldsymbol{T}})]^{T\gamma} \qquad (4-39a)$$

where f is a non-linear function of T, and N is the dimension of vecsolution x is possible. Thus we can define  $f_1, f_2 \cdots f_N$ , each of tor  $\tilde{x}$ . One can do this according to the physical reasoning that if the temperature distribution is known to be  $\mathbf{T}$ , then only one unique which may be considered to define a surface in M dimensional space, where M is the dimension of the temperature vector T. Eq. (4-38b) can be from the same physical reasoning as for frewritten as

$$\tilde{T} = \tilde{g}(\tilde{x})$$
 (4-39b)

Thus we have, combining Eq. (4-39a) and Eq. (4-39b)

More specifically Eq. (4-40) are rewritten as

$$x_{i} = f_{i}(T)$$
 for  $i = 1, 2 \dots N$  (4-4)

ê

The functional iterations imply

$$\tilde{x}_{n+1} = \tilde{f}(\tilde{L}_{n+1})$$
 and  $\tilde{L}_{n+1} = \tilde{g}(\tilde{x}_n)$ 

Therefore

$$\dot{x}^{n+1} = \tilde{f}(\tilde{T}^{n+1}) = \tilde{f}(\tilde{g}(\tilde{x}^n)) \equiv \tilde{g}(\tilde{x}^n)$$
 (4-42)

۶

$$x_i^{n+1} = G_i(x_n^n)$$
 for  $i = 1, 2 \dots N$  (4-42)

components  ${\tt G}_{i}$  have continuous first partial derivatives. For any two Assume [22] that Eq. (4-42) has a solution at  $x_{op}$ , and that all the points <sub>ža</sub>, <sub>ž</sub>b in

where  $||\mathbf{x}||_{\mathbf{x}} = \max_{\mathbf{x}} |\mathbf{x}_{\mathbf{x}}|$  and p is a real number. We can write

$$G_{i}(\underline{x}_{a}) - G_{i}(\underline{x}_{b}) = \sum_{j=1}^{N} \frac{aG_{j}(\xi^{j})}{ax_{j}} (x_{aj} -$$

x<sub>bj</sub>),

(44-4) for i = 1, 2 . . . n where  $x_{aj}$ .  $x_{bj}$  are j<u>th</u> components of  $x_{a}$ ,  $x_{b}$  respectively,  $\xi^{i}$  is a point on the open line segment joining  $x_a$ ,  $x_b$ . Thus

(4-45)  $|G_{i}(x_{a}) - G_{i}(x_{b})| \leq \sum_{j=1}^{N} \left|\frac{\partial G_{j}}{\partial x_{j}}\right| \cdot \left|x_{aj} - x_{bj}\right|$  $\leq ||_{x_a} - x_b ||_{\infty} \sum \left| \frac{a_i}{a_j} \left| \frac{\varepsilon^i}{a_j} \right| \right|$ 

if we assume that

$$\frac{3G_{i}(x)}{3x_{j}} \leq \frac{\lambda}{N} \quad \lambda < 1 \quad \text{for } i = 1, 2 \dots N \quad (4-46)$$

then, Eq. (4-45) reduces to

$$|\mathbf{G}_{\mathbf{i}}(\mathbf{x}_{\mathbf{a}}) - \mathbf{G}_{\mathbf{i}}(\mathbf{x}_{\mathbf{b}})| < \lambda ||_{\mathbf{x}_{\mathbf{a}}} - \mathbf{x}_{\mathbf{b}}||_{\infty} \qquad (4-47)$$

Since the inequality holds for each i, we have

$$\| | [ \mathfrak{c}(\hat{x}^{\mathsf{g}}) - \mathfrak{c}(\hat{x}^{\mathsf{p}}) | \|_{\infty}^{\infty} < \gamma | | \hat{x}^{\mathsf{g}} - \hat{x}^{\mathsf{p}} | \|_{\infty}^{\infty}$$

(4-48)

In particular

$$\|\tilde{x}_{1} - x_{ob}\| = \|\tilde{e}(\tilde{x}_{o}) - e(x_{ob})\|^{\infty}$$

<u></u> × | | x<sub>0</sub> - α| |<sup>∞</sup>

Thus,

$$||\tilde{x}_{u} - \tilde{x}_{ob}||^{\infty} = ||\tilde{c}(\tilde{x}_{u-1}) - c(\tilde{x}_{ob})|$$

$$x_{op}^{(m)} = ||\tilde{g}(x_{n-1}) - g(x_{op})||_{\infty}$$

$$c_{op}||_{\infty} = ||c(x^{n-1}) - c(x_{op})||_{\infty}$$

$$c_{op}^{op}||_{\infty} = ||\tilde{c}(x^{n-1}) - c(x_{op})||_{\infty}$$

°, do `

(4-50)

دم ۲

(61-4)

م ۲ م

Thus it is shown that under the condition of Eq. (4-46), the

111.

iteration would converge. Since

$$\frac{3G_{1}}{3x_{j}} = \frac{3G_{1}}{3T_{1}} \frac{3T_{1}}{3x_{j}} + \frac{3G_{1}}{3T_{2}} \frac{3T_{2}}{3x_{j}} + \cdots + \frac{3G_{1}}{3T_{M}} \frac{3T_{M}}{3x_{j}} = \sum_{k=1}^{M} \frac{3G_{1}}{3T_{k}} \frac{3T_{k}}{3x_{j}}$$
(4-51)

Eq. (4-46) implies

$$\sum_{k=1}^{M} \frac{3G_i}{3T_k} \frac{3T_k}{3x_j} \le \frac{\lambda}{N}, \lambda < 1$$
 (4-52)

Thus if

$$\max_{k} \left| \frac{aG_{i}}{aT_{k}} \frac{aT_{k}}{ax_{j}} \right| < \frac{\lambda}{NM}$$
 (4-53)

the condition of Eq.(4-46) would be always satisfied. For one-dimensional case (that is, N = M = 1), Eq. (4-53) translates to

b

4.15(a), f(T) and g(x) are both weak functions of T and x respectively In Fig. 4.15(b), both f(T) and g(x) are strong functions of Fig. 4.15 shows three examples for one-dimensional case. In Fig. and  $\left|\frac{df}{dT}\right| < \left|\frac{dx}{dg}\right|$ . Thus, the iteration would converge rapidly.

 $\left|\frac{df}{dx}\right| = \left|\frac{dx}{dg}\right|$ , this would lead to T and x respectively and  $\left|\frac{df}{dT}\right| > \left|\frac{dx}{dg}\right|$ . Thus, the iteration would not a numerical oscillation as shown in Fig. 4.15(c). To express more converge. If in particular,



Three examples of iterative solution





the example of Fig. 4.12(a)

117.

j,



Fig. 4.17

A simple TSS example circuit to illustrate how to calculate

thermal loop gain

110.

4

solved for  $\bigvee_{n+1}^{O}$  by the Newton-Raphson method. With  $\bigvee_{n+1}^{O}$ ,  $\bigvee_{n+1}^{O}$ ,  $\bigcup_{n+1}^{1}$ ,  $\bigcup_{n+1}^{1}$  is calculated and inserted to the thermal network. The resulting  $\prod_{n+1}^{l}$  is used to calculate  $\bigvee_{n+1}^{l}$ , and this process is repeated until  $\prod_{n+1}^{r}$ ,  $\bigvee_{n+1}$  converge. After the convergence is obtained, the next time step,  $h_{n+1}$  is calculated according to Eq. (4-29) for both electrical and thermal capacitors. The smallest  $h_{n+1}$  is used as the next time step.

If the solution does not functionally converge for a given step size  $h_n$  one can reduce the step size so as to cut down the effective thermal loop gain. This would help the convergence of the method under the transient condition. In T-SPICE2A, the step size is reduced by a factor of eight if no convergence in functional iteration is obtained.

One possible advantage of the method in the solution of stiff equations such as the ones we are concerned with is that one might save a considerable amount of computational effort by skipping the analysis of thermal system while the fast electrical behavior associated with small time constants settles. This is not possible with the Newton-Raphson method.

#### 4-5. Conclusion

It has been shown that both the Newton-Raphson's method and the modified functional iteration method can be used for the solution of electro-thermal system. It appears that despite its good convergence property, Newton-Raphson's method seriously suffers from its high cost of computation. The modified functional iteration method, on the other hand, shows an economical alternative. However, it seems that the numerical non-convergence problem may arise in the class of circuits

which enclose a thermal path within a high-gain feedback loop, such as temperature-stabilized substrates integrated systems and thermal multivibrators. Thus it appears that the combined use of two methods is necessary depending upon the particular applications.

## EXPERIMENTAL RESULTS

#### 5-1. Introduction

Two programs have been developed. In the first program (referred to as T-SPICEZA subsequently) the modified functional iteration has been used and in the second program (referred to as T-SPICE2B) the Newton-Raphson method is used. The two programs have been used to simulate the performance of several different integrated circuits. The specific user-oriented features of the program are described in the appendix.

In this chapter the comparison will be made between the experimentally observed circuit performance and the computer predicted simulation results. The relative merits of the two algorithms as used in three different types of circuits with respect to the cost of simulation and convergence property are presented.

## 5-2. Operational amplifiers

The program was first used to predict the dc transfer characteristics of the three 741 operational amplifiers fabricated by three different manufacturers. Shown in Fig. 5.1 are the experimentally observed and the computer predicted characteristics of the first 741 operational amplifier. This integrated circuit schematic and die photo are shown in Fig. 5.2 and Fig. 5.3, respectively. Notice that two external resistors RFB1 and RFB2 are used to place the amplifier







Fig. 5.2

Schematic of 741 #1 and #2

123.

in a negative feedback configuration. This is necessary because most operational amplifiers suffer from a severe thermal feedback effect and the output of the amplifier becomes multi-valued function of input voltage. Notice that agreement between experimentally observed and computer predicted performance is good.

terminal to restore the same output voltage that existed when no thermal voltage which varies linearly with output voltage to the non-inverting in the dc transfer characteristic which is tilted to the left on a  $V_{ extsf{in}}$ the power dissipation in  $\mathbb{Q}_{23}(\mathbb{Q}|3)$  increases (decreases) linearly with output voltage. The combined effect, as the output voltage rises, is the effects of  $Q_1-Q_2$ ,  $Q_3-Q_4$  pairs dominate over that of  $Q_5-W_6$ . Thus under no load condition the power dissipation in  $Q_{13}$  and  $Q_{23}$  results amplifier. The current source  ${\mathbb Q}_{1\,3}$  as well as the p-n-p emitter folpositive offset voltage to cancel this thermal imbalance. However, gradients are present. When  ${
m Q}_{
m S}$  gets hotter than  ${
m Q}_{
m S}$ , one must apply input pairs,  $ert_{1}$  –  $ec{Q}_{2}$  ,  $ec{Q}_{3}$  – $ec{Q}_{4}$  and  $ec{Q}_{5}$  – $ec{Q}_{6}$  . As the output voltage rises, to make  ${f Q}_1$  ,  ${f Q}_3$  and  ${f Q}_5$  hotter than  ${f Q}_2$  ,  ${f Q}_4$  and  ${f Q}_6$  respectively. When The severe distortion in the dc transfer characteristic is lower stage  $\mathbb{Q}_{23}$  are not laid out symmetrically with respect to the  $\varrho_1$  and  $\varrho_3$  get hotter than  $\varrho_2$  and  $\varrho_4$  one must apply negative offset quite understandable when one examines this rather poorly laid out vs. V<sub>out</sub> plot, as shown in Fig. 5.l.

When the load is attached to the output of the amplifier and the output voltage is positive the power dissipation in  $Q_{14}$  makes the temperature of  $Q_2$ ,  $Q_4$ ,  $Q_5$  hotter than  $Q_1$ ,  $Q_3$ ,  $Q_6$  respectively. In this case the three individual pairs all contribute to increase the offset in positive direction. Thus the dc transfer curve deviates to the

right on a V<sub>in</sub> vs. V<sub>out</sub> plot. When the output voltage is negative, a large power dissipation in  $Q_{20}$  occurs and makes  $Q_1$ ,  $Q_3$ ,  $Q_5$  hotter than  $Q_2$ ,  $Q_4$ ,  $Q_6$ . However in this case the effect of power dissipation in  $Q_{20}$  on  $Q_1 - Q_2$ ,  $Q_3 - Q_4$  is opposite to that of  $Q_5 - Q_6$  and some cancellation occurs. Consequently the distortion when the output is negative is not quite as bad as the case of output voltage positive.

The program was next applied to a second 741 amplifier which was made by a different manufacturer and had the same electrical circuit but a different layout. The die is shown in Fig. 5.4, and computer predicted and experimentally observed characteristics are shown in Fig. 5.5. Again, the agreement is good. This device was contained in a TO-5 metal package.

The program was used on a third layout of the same 741 circuit fabricated by the third manufacturer. A photograph of this die is shown in Fig. 5.6. The circuit schematic for this amplifier is slightly different from the earlier two just mentioned and shown in Fig. 5.7. At first glance, this circuit appears to be one which is much more optimal than the first two in terms of susceptibility to the thermal feedback effects. The output transistors Ql4 and Q20 are located symmetrically along the center line of the die as are the critical input pairs Ql-Q2, Q3-Q4, and O5-Q6, and indeed there is very little thermal interaction between the output transistors and input pairs. However, this circuit is a good example of a case in which a simple symmetrical layout of the obvious large power dissipating elements does not necessarily yield ideal thermal performance. Notice that current source Q3 is placed so that power dissipation within it can cause temperature differences between the input transistor. As a result, dc transfer

125.








9



and  $\mathbb{Q}_6$  hotter than  $\mathbb{Q}_1$ ,  $\mathbb{Q}_3$  and  $\mathbb{Q}_5$  respectively. In this case the effect case would be in the direction of more negative offset voltage for both 5.7 which appears in series between the input devices. The power dissipation in this resistor can the output current. Since the location of R13 is not symmetrical with curve still shows a gain reversal in the no load condition. In addi-Notice also under loaded condition the dc transfer characterearlier two circuits. The distortion has a shape which indicates that the thermally induced offset voltage is proportional to the square of computer predicted dc transfer characteristics are shown in Fig. 5.8. of power dissipation in R13 on  $\varrho_5 \mathchar`- \varrho_6$  dominates over that on  $\varrho_1 \mathchar`- \varrho_2$  and with output lead for buffering purposes is not located along the die  ${\tt Q}_3{\tt -}{\tt Q}_4$  and the deviation of dc transfer characteristic from its ideal 54 The observed and positive and negative output voltage. Furthermore, since the power Notice that indeed under no load condition the gain reversal still centerline, and its dissipation can cause temperature differences istic is distorted with a shape which is quite different from the respect to the input pairs, its power dissipation would make  $\mathbb{Q}_2,$ be very significant under heavy load conditions. tion, the 100-2 resistor R13 shown in Fig. dissipation in R13 varies as R13 occurs.

$$\cdot I_{0}^{2} = R_{13} \cdot (\frac{V_{0}}{R_{L}})^{2},$$

where  $I_o$  and  $V_o$  are the output current and voltages and  $R_L$  is the load respect resistor, the shape of the deviation will be quadratic with to Vo.

The program was also used to predict the dc transfer



thermal feedback can be most significant in integrated circuits which experience large power dissipation. A good example of such a circuit As mentioned in the first chapter, the undesired effects of is a three-terminal voltage regulator illustrated schematically in



134.

133.

characteristics of Fairchild 7118 operational amplifier. Fig. 5.9

TABLE 5.2

Comparison of Number of Iterations in the Newton-Raphson's Method

for dc Operating Analysis when the Junction

Initializing Scheme is and is Not Used .

Circuit Name	With	Wi thout
741 op. amp. #1	34	6
741 op. amp. #2	25	9
741 op. amp. #3	40	٩
и 7118	40	E
[# P0† W]	30	m
LM140d #2	30	m
LM140d #3 new layout	41	m
LM Negative Regulator #1	93	4
LM Negative Regulator #2	24	4
LM40E TSS	34	42

TABLE 5.1

CPU Time on CDC 6400 Spent by Analysis Portion of the Simulation

Circuit Name	Newton-Raphson Method	Modified Functional Iteration Method
741 op. amp. #1	328.3 sec	118.5 sec
741 op. amp. #2	898.3 sec	102.64 sec
741 op. amp. #3	211.1 sec	, 119.5 sec
118 JII8	158.2 sec	353 sec
LM140d #1	573.7 sec	200 sec
-LM140d #2	692.9 sec	174.9 sec
LM140d #3 new layout	464.2 sec	123.2 sec
LM Negative Regulator #1	199.9 sec	74.7 sec
LM Negative Regulator #2	182.7 sec	21.6
LM40E TSS	408.4 sec	no convergence

136.



 (a)block diagram of a typical three-terminal voltage regulator
 (b) typical output voltage waveform in response to a step increase in input current

posed of transistor Ql through QB. The output voltage can be seen to

137.

Fig. 5.10(a). The circuit usually consists of a reference voltage



distributed in a straight line along the left edge of the die. Recause cuit is shown in Fig. 5.12. The elements associated with the band gap behavior of two different versions of this circuit was simulated using so that all of the devices associated with the band gap reference were output voltage waveform, labeled version 1, when a 1.5 A current pulseThe die photo of one layout of this particular regulator cirmmitter of the three-emitter transistor Q2 was electrically connected change in the steady-state output voltage when power is dissipated in experimentally observed response and the dotted line is the computer reference are located down the left side of the die while the large the program described above. In the first version, only the center transistor are curved, it is clear that transistors Q6, Q5,  $Q^4$  get the output transistor. Fig. 5.13 shows the observed and predicted hotter than Q2 and Q3. As a result this circuit displays a large is applied to the output of the regulator. The solid line is the structure on the right side is the output power transistor. The the isothermal lines which result from dissipation in the output predicted response.



Simplified schematic of LMI40d voltage regulator

Fig. 5.11

140.





Die photograph of the LM140d

142.

imbalance between 02 and 03. By doing this the net steady-state thermal A second, modified version of this chip was fabricated in order conditions. The agreement between experimentally observed and computer to attempt to correct this problem in which the emitter of Q2 which is feedback could hopefully be reduced. The resulting transient waveform is also shown in Fig. 5.13, labeled version 2. Notice that indeed the steady-state output voltage change is smaller than in version 1. Howthermal coupling mechanism has been canceled under steady-state condicloser to the power transistor than in the first version was electrithermal imbalance between the group Q2, Q3, Q4, and Q5 with reference ever, the change introduced a negative going transient to the output voltage which did not exist before. This results because, although cally connected. This was done in an effort to counterbalance the tions, the thermal imbalance has not been canceled under transient to the group Q6, Q7, and Q8 by introducing a compensating thermal predicted response is good.

A complete relayout of the circuit was next carried out using the simulator as a tool to check each layout change. The entire set of devices Q2, Q3, Q4, Q5, Q6, Q7, and Q8 was placed along an isothermal line as shown in Fig. 5.14. The resulting simulated and experimentally observed output waveforms are shown in Fig. 5.15. The transient and steady-state output voltage variations are greatly reduced, and the agreement between predicted and observed response is good.

Both the Newton-Raphson algorithm and modified functional iteration showed convergence and their respective CPU time involved in the analysis are listed in Table 5.1. Also shown are the similar



results for LMI20ML [22] negative voltage regulators. Table 5.2 shows the number of iterations required by Newton-Raphson method when the junction initializing scheme is and is not used. Notice for these transient runs the ratio of CPU time of the two methods is roughly three. The junction initializing scheme is quite effective and shows approximately 90% saving in CPU time in the operating point analysis.

In all three transient runs, the electrical energy storage elements have been removed from the circuit. This was done to avoid excessive cost in simulation run caused by the large spread in time constants. This is probably acceptable for most transient simulation because when there exists a large spread in electrical and thermal constants, one really does not need thermal simulation capability to determine the circuit behavior that occurs in the order of small electrical time constants. Of course when the two sets of time constants are comparable one must include electrical energy storage elements for the complete simulation of the program.

# 5-4. Temperature stabilized substrate integrated circuit system

The program was next applied to a temperature-stabilized substrate integrated circuit system. The objective of this system, illustrated in Fig. 5.16 [3], is the reduction of effective temperature sensitivity of the integrated circuit by stabilizing the die temperature at constant value independent of the ambient temperature variations. The problem which occurs in the actual behavior of the circuit is that as the ambient temperature varies the heater transistor power must vary which gives rise to the chip temperature variation. In Fig. 5.16(a) the chip temperature distribution which results when the





Computer predicted and experimentally observed transient response

of revised chip

end of the chip and the other increases as the heater power is increased. constant. However, the temperature variation from one end of the chip If the feedback loop is then closed with a large amount of loop gain, is illustrated. Notice that the temperature differences between one All of the devices located along the dotted line passing through the ambient temperature is kept constant and the heater power is varied feedback sensor will not experience any temperature variation as the variation moves closer to the heat source. For optimum performance, the critical elements of the stabilized circuit should be located on experience either positive or negative temperature variations. In temperature curves across the chip as lilustrated in Fig. 5.16(b). the effect will be to keep the temperature at the feedback sensor to the other as a function of heater power results in a family of amblent temperature varies. The other locations of the chip will stability reasons. Because of this the point of zero temperature practice a rather moderate amount of loop gain must be used for this locus or zero temperature variation.

The program was used to simulate the performance of the LMI99 temperature-stabilized voltage reference source [24]. The schematic diagram of this circuit is shown in Fig. 5.17. The upper portion of the circuit is the temperature regulator; QII is the controlled heat source and QI3 is the temperature sensing device. The lower portion of the circuit is the circuit to be stabilized. Zener diode ZI and diode Q4 together form a temperature-compensated reference diode. The rest of the circuitry is a shunt regulator for the zener to reduce its incremental impedance. The regulator circuit is set up to stabilize the chip at approximately 90°C.

Primary location Closed loop temperature distributions for different Sensor -Primary sensor ambient temperatures Single-element Decreosing feedback sensor abient Heater infinite loop gain Fig. 5.16 f=constant, Increasing power dissipation tealer power dissigntion distribution for different Open loop lemperàture heater finite loop gain T= constant .\_\_ T(x)-7

rig. J. 16 Temperature distribution within a TSS system

147.











Fig. 5.18

Die photograph of the LM199 showing lines of constant temperature. The indicated temperatures on the isotherms are the variation in temperature experienced by points on the line for an ambient change from -40°C to 70°C. alizing scheme.

151.

153.	154.	
	6-2. Recommendation for further work	
	Further research should concentrate first in two areas. One	
	would be the development of more efficient algorithms to reduce the	
	cost of simulation. The other is to extend the usefulness of the	
	program by including the simulation capabilities other than those	
	already done in this research.	
ve been accomplished as	For the first category the following may be suggested:	
	(1) The development of an algorithm that would generate a lumped model	
am that predicts the	for the die package structure with efficiency and accuracy yet with	
circuits in the presence	fewer number of thermal nodes.	
grated circuit die has	(2) The development of proper criteria in modified functional iteration	
	for skipping the transient analysis of slowly changing thermal	
developed and investi-	behavior while the fast changing electrical variables settle down.	
nd clearly demonstrated	(3) The development of a scheme for controlling the step size in the	
s necessary for the	transient analysis using the modified functional iteration so as	
havior depending upon	to assure convergence and accuracy as mentioned in Chapter $4$ .	
	For the second category, the following additional features	
ge structure has been	would be generally useful:	
	(1) the small-signal ac analysis	
as been introduced to	(2) Pole-zero calculation	
ts the thermal behavior	(3) Thermal distortion analysis	
efficiently. This	The small-signal ac analysis can be done in a straightforward	
mal nodes compared to	manner. This would involve linearizing both the electrical and thermal	
	elements about some operating point in the same manner as in Chapter	
he simulation of such	4. The pole-zero analysis will provide invaluable data for the design	
tach bonding, etc.,	of electro-thermal filters. The thermal distortion may become very	
	important in a design of high quality low frequency amplifier. The	

CHAPTER 6

ħ

5

:

CONCLUS 1 ON

6-1. Summary

The objectives of this dissertation have been accomplished a follows:

 A new general purpose electro-thermal program that predicts the dc and transient performance of integrated circuits in the presen of electro-thermal interactions on the integrated circuit die has been developed.

- (2) Two associated numerical methods have been developed and investigated. It has been mathematically proven and clearly demonstrat that the combined use of the two methods is necessary for the economical simulation of electro-thermal behavior depending upon the particular application.
- (3) An accurate physical model of the die package structure has b developed.
- (4) The asymmetrical finite difference method has been introduced to form a lumped thermal network that represents the thermal behavior of the die package structure accurately and efficiently. This resulted in a significant reduction of thermal nodes compared to a straightforward finite difference method.
- (5) The program is written in such a way that the simulation of such anamolies as die-attach voids, flip chip attach bonding, etc., could be easily adopted in a lumped form.

6

-	
thermal distortion analysis may be carried out using a perturbation	dissipation at the frequency of $2_{oldsymbol{\omega}}^{oldsymbol{\omega}}$ . Apply this excitation to the
method as follows [25]:	thermal network and obtain small-signal temperature variation $\Delta T$ at
a) First apply an electrical excitation of frequency to the electrical	$2^{\omega}_{\mathbf{O}}$ . That is, first Taylor expand Eq. (6-2) to get
network and obtain the resulting small signal response <sub>xa</sub> at w <sub>o</sub> . In a more mathematical form, we start from	$ \tilde{I}_{a} = H_{a} + \frac{dP}{dx} z_{a} + \frac{1}{2} \frac{d^{2}P}{dx^{2}} z_{a}^{2} + \dots  $ (6-5)
$\dot{x} = f(x, T) + g(t)$ (6-1)	where T = T - T and T = T. Then use x <sub>a</sub> obtained in part (a) to
Ť = HT + P(x, T) (6-2)	obtain T <sub>a</sub> at 2 <sub>0</sub> . c) Substitute the small-signal temperature variation T <sub>a</sub> at 2 <sub>00</sub> in Eq.
Taylor expansion of Eq. (6-1) gives	(6-3) and solve for $\underline{x}_a$ at $2\omega_0$ . That is, solve
$\dot{\tilde{x}} = \tilde{f}_0(\tilde{x}_0, \tilde{t}_0) + g_0(t) + \frac{df}{d\tilde{x}}(\tilde{x} - \tilde{x}_0)$	df df کُa طَبِّ کَa + طَبَّ Ja for کِa.
$+ \frac{1}{2!} \frac{d^2 f}{dx^2} \left( \tilde{x} - \tilde{x}_0 \right)^2 + \dots + \frac{df}{d\tilde{T}} \left( \tilde{T} - \tilde{T}_0 \right)$	Thus it appears that this perturbation method could easily be adopted to the modified functional method.
$+ \frac{1}{2!} \frac{d^2 f}{dT^2} (T - T_0)^2 + \dots$ (6-3)	
Take only the first three terms on the right-hand side and remove the	· · ·
ac components to arrive at $\dot{x}_a = g_o(t) + \frac{df}{dx} x_a$ (6-4)	
where x <sub>a</sub> = x - xo and x <sub>a</sub> = x́, and x <sub>o</sub> , T <sub>o</sub> correspond to dc operating point. For a given excitation g <sub>o</sub> (t), one can solve for x <sub>a</sub> . x <sub>a</sub> is the small-signal variations.	

7

b) Using the resulting small signal response  $\boldsymbol{x_{a}}$  , obtain power

•

•

155-

٥

APPENDIX 1 USER'S GUIDE

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering And Computer Siciences

KIYOSHI FUKAHORI Paul P. Gray

### USER\*S GUIDE FOR T-SPICE

T-SPICE IS A GENERAL-PURPOSE CIRCUIT SIMULATION PROGRAM FOR NONLINEAR DC AND NONLINEAR TRANSIENT ANALYSES. CIRCUITS MAY CONTAIN RESISTORS, CAPACITOPS, INDUCTORS, MUTUAL INDUCTORS, INDEPENDENT VOLTAGE AND CURRENT SOURCES, LINEAR, AND NONLINEAR VOLTAGE CONTROLLED CURRENT SOURCES, BJTS, AND ZENER DIODES. THE SPECIAL FEATURE OF T-SPICE IS THAT IT TAKES INTO ACCOUNT THE EFFECT OF CHIP THE ELEMENTS OF THE INTEGRATED CIRCUITS IN DETERMINING THE BEHAVIOR OF THE

TWO PROGRAMS, T-SPICE2A AND T-SPICE2B ARE AVAILABLE FOR SINULATING ELECTRO-THERMAL CIRCUIT PERFORMANCE. THE PORMER USES THE MODIFIED FUNCTIONAL ITERATION METHOD WHILE THE LATTER USES THE NEWTON-RAPHSON METHOD. THE PGOGRAM T-SPICE2A SHOULD BE USED FOR ALL TYPES OF INTEGRATED CIRCUIT SIMULATIONS EXCEPT THOSE INVOLVING STRONG THERMAL INTERACTIONS SUCH AS TEMPERATURE STABILIZED SUBSTRATE GENCE PROBLEMS IN T-SPICE2A, THE PROGRAM T-SPICE2B MAY BE USED. TYPICALLY THE WITH T-SPICE2B.

T-SPICE USES DYNAMIC MEMORY MANAGEMENT TO STORE ELEMENTS, MODELS, AND OUTPUT VALUES. THUS, THE ONLY LIMITATION IMPOSED BY THE PROGRAM ON THE SIZE OR THE COMPLEXITY OF THE CIRCUIT TO BE SIMULATED IS THAT ALL NECESSARY DATA FIT SIZE OF THE AMOUNT OF MEMORY SPACE REQUIRED FOR SIMULATION DEPENDS ON THE BY THE PROGRAM, THE TOTAL NUMBER OF THERMAL NODES THAT WILL BE CREATED PROGRAM IS A STRONG FUNCTION OF THE DISCRETE NUMBER OF X AND Y COORDINATES. IN ORDER TO MINIMIZE THE COST OF SIMULATION CARE SHOULD BE TAKEN SO AS TO LIMIT POINT DC TRANSFER CURVE ANALYSIS OF THE UA741 OPERATIONAL ANPLIFIER WITH 15 DISCRETE X COORDINATES AND 15 DISCRETE Y COORDINATES REQUIRES APPROXIMATELY 110000(DCTAL) WDRDS. IF IN RUNNING EITHER OF THESE PROGRAMS. The memory needed for analysis exceeds the maximum memory available an auxilliary program t-spice2c is available. See the description of t-spice2c at the end of this manual.

AS FAR AS THE INPUT DATA IS CONCERNED THREE PROGRAMS HAVE THE SAME FORMAT. WHENEVER THE TERMINOLOGY T-SPICE IS USED IT IS UNDERSTOOD TO MEAN ALL THREE PROGRAMS UNLESS OTHERWISE INDICATED. INPUT FORMAT OF T-SPICE IS QUITE SIMILAR TO THAT OF SPICE2. THE ADDITION OVER AND ABOVE THE STANDARD SPICE2 DECK INCLUDE X AND Y LOCATIONS OF EACH DEVICE WRITTEN IN THE ELEMENT CARD USER\*S GUIDE SHOULD BE USED WITH THAT OF SPICE2. ONLY THE PORTION OF THE INPUT FORMAT THAT IS UNIQUE TO T-SPICE IS DESCRIBED HERE.

### ELEMENT CARD

WHEN X AND Y COORDINATES ARE NOT SPECIFIED, THAT TLEMENT IS CONSIDERED OFF CHIP AND RESIDES AT AMBIENT TEMPERATURE.

# \*\*\*\*\*RESISTORS

GENERAL FORM: RXX N1 N2 VAL TC=TC1 X=X1 ¥=Y1

EXAMPLE: R1 1 2 100K TC=1M X=12.5 Y=13.5

TC IS THE TEMPERATURE COEFFICIENT OF THE RESISTOR. X AND Y INDICATE THE Resistor location as measured from the lower left corner of a rectangular Chip. The value of the resistor as a function of temperature is given by:

VALUE(T)=VALUE(27.0)+(1.0+TC+(T-27.0)) where T is in degree-c. IF TC is not specified, default is tC=0.0

# \*\*\*\*ZENER DIODES

GENERAL FORM:	ZXX	N1	N2	VAL	TC=TC1	X=X1	Y=Y1
Example :	Z 1	2	4	6.3	TC=2M	X=18+0	Y=12-8
NI AND N2 ARE ZENER FROM N1	TWO ELEMEN TO N2+ TO	IT NODES	S. VAL TEMPER	IS THE NATURE CO	ULTAGE DROP Defficient (	ACROSS	THE

VOLTAGE IN UNIT OF V/DEG-C. X AND Y INDICATE THE DEVICE LOCATION OF THE ZENER DIODES.

VAL(T)=VAL(27.0)+TC\*(T-27.0) IF TC IS NOT SPECIFIED, DEFAULT IS TC=0.0

### \*\*\*\*\*8.11

GENERAL	FORM:	0XX	NC	NB	ne	NNAME	AREA	X=X1	Y=Y1
EXAMPLE	:	013	4	3	I	Nodn	2.5	X=23•5	Y=16•2

X AND Y INDICATE THE DEVICE LOCATION.

JFET, DIODE, AND MOS DEVICES ARE NOT TREATED AS YET IN T-SPICE.

### \*\*\*\*\*BJT HODEL

IS, R8, RC, AND RE ARE CONSIDERED TEMPERATURE DEPENDENT AND MODELLED AS FOLLOWS:

IS=[0+T+(PT/N)+EXP(-EG/KT) RC(T)=RC(27•0)+(1•0+TC1C+(T-27•0)) PB(T)=RB(27•0)+(1•0+TC1B+(T-27•0)) PE(T)=RE(27•0)+(1•0+TC1E+(T-27•0))

TCIC, TCIB, AND TCIE ARE TEMPERATURE COEFFICIENTS OF THE COLLECTOR, BASE Emitter Resistances. IF Left Unspecified, They are considered temperature Independent. T is in deg-C.

# \*\*\*\*\*.THRML CARD

THIS CARD SPECIFIED THE THERMAL DATA REGARDING THE DIE/PACKAGE STRUCTURE.

GENERAL FORM: "THRMAL LX=VAL1 LY=VAL2 LXHDR=VAL3 LYHDR=VAL4 A0=VAL5 B0=VAL6 KS=VAL7 KH=VAL6 GH=VAL9 TCS=VAL10 TCH=VAL11

SCHEME WILL BE SKIPPED. THIS OPTION SHOULD BE USED ONLY IN THE TEMPERATURE STABLLIZED SUBSTRATE CIRCUITS. If Wyl, It Indicates the presence of the deck following The .end card that contains data regarding the thermal	N=G1 89 1
CHIP. IN T-SPICE28 A PROPER SPECIFICATION OF THIS VALUE A TOS A FAST CONVERCE. THIS UP 10 SPECIFICATION DOES NOT HAVE ANY EFFECT ON T-SPICESA IN T-SPICE28 IF NEL THE UNCTION OF THIS VALUE	N=dIXS1
WWERICAL CONVERGENCE. THE SPECIFICATION IS CRITICAL FOR TEMPRATURE STABLLIZED SUBSTRATE CIRCUITS. IN GENERAL II 18 NOT NECESSRA TO SPECIFY. DEFAULT IS 27.0DEG-C.	X=X¥NGG
X IS THE AMBIENT ROOM TEMPERATURE. DEFAULT IS 2700DEG-C. X IS THE GUESS FOR THE OPERATURE. DEFAULT IS 2700DEG-C. Devices. In some cases the specification heres the	x=M004T X≖q0T

TDJJJJ NOILdG

OUVO NOILOD . ....

٠

τ.

IN THE TRANSIENT ANALYSIS OF A ELECTRO-THERMAL INTERACTIONS IT IS Strongly recommended that all the electro-thermal interactions it is strongly recommended that all the inclusion will resolve to a very expensive struction. If one is interested in the circuit transfent behavior struction. If one is interested in the constants the inclusion of that takes place in the order of "hermal time constants the inclusion of than the thermal storge element whose time constants is much smaller than the thermal time constants is much smaller than the thermal time constants of the meaning is much smaller than the thermal time constants will be meaning is much smaller than the thermal time constants will be meaning is much smaller than the thermal time constants will be meaning is much smaller than the thermal time constants will be meaning of the stant is much smaller than the thermal time constants will be meaning of the stant the time constants is much smaller than the thermal time constants will be meaning of the stant the stant the constants is much smaller than the thermal time constants will be meaning of the stant the stant the constants is much smaller the stant the stant the constants is much smaller the stant th

0840 NAPT .\*\*\*\*\*

DRTYDE 15 THE TYPE OF THE ANALYSIS(OC OR TRAN) T(NAME1,NAME2) SPECIFIES THE TEMPERATURE DIFFERENCE BETWEEN DEVICES NAMED NAMED NAME1 AND NAME2.

T-SPICE ALLOWS THE TEMPERATURES OF ANY DEVICE ON A CHIP OR TEMPERATURE DIFFERENCES RETWEEN AY TWO DEVICES TO BE PRINTED OR PLOTTED AS A FUNCTION OF INPUT VOLTAGE OR AMBIENT TEMPERATURE FOR PLOTTED AS OF THE OC TRANSFER CURVE AND TIME FOR THE CASE OF TRANSIENT ANALYSIS.

GRAD TOLG ......

TWIN IS THE STARTING AMBIENT TEMPERATURE IN DEG-C. TMAX IS THE FINAL Temperature in deg-C. Toelta is the temperate step in deg-C. For the oc transfer curve computation of degrational amplifiers, a negative feed-ober consequents unst be used. This is essential because most consequently the output recomes multi-valued function of differential imput voltage.

GENERAL FORM: DC TAMB TMIN TMAX TDELTA FXAMPLE: DC TAMB -50 100 10 FXAMPLE:

+OBIRAN BE OT BRUTARBANAT THEIRMA BHT ZWOLLA BOIG2-T

0443 30\*\*\*\*\*

LX4LY3THE LENGTH OF THE RECTANGULAR CHIP IN X AND Y DIRECTIONS(MIL) A0,803 THE THICKNESS OF CHIP AND HEADER (MIL) LXHDR4LYHOR3 THE LENGTH OF THE RECTANGULAR HEADER IN X AND Y DIRECTIONS (MIL) K5,KH3 THERMAL CONDUCTIVITY OF CHIP AND HEADER IN (MW-DEG-C-MIL) TC5,TCH3 THERMAL CADACITANCE OF CHIP AND HEADER IN (MW-SEC)/(DEG-C-MIL43) TC5,TCH3 THERMAL CAPACITANCE OF CHIP AND HEADER IN (MW-SEC)/(DEG-C-MIL43) GH1JUNCTION TO ANBIENT THERMAL CONDUCTANCE IN (M/DEG-C)

NOTE THE VALUES OF LX AND LY MUST BE SPECIFIED. THE OTHER PARAMETERS ARE Defaulted as Indicated in the example.

EXAMPLE: LX=57.0F-9 TCH=27.0E-9 LXHDR=200.0 LYHDR=200.0 +TCS=27.0F-9 TCH=27.0E-9 LXHDR=200.0 LYHDR=200.0

5

	NETWORK FORMED BY T-SPICE2CA CONSEQUENTLY THIS ADDITIONAL
	DECK IS READ IN AND THE THERMAL NETHODY CONTINUE
	IS SKIPPED. IF NO THE THERMAL NETWORK FORMATION ROUTINE
	ROUTINE BUILT IN T-SPICERA AND B WILL BE CALLED AND HERO
	DEFAULT IS NEGA
IOBUG1=N	IF N=1 THE PROGRAM WILL PRINT OUT THE THE PROCESS OF
	THERMAL NETWORK FORMATION.
IDBUG2=N	IF No1 THE PROGRAM WILL PRINT OUT THE FINAL STEPS OF
	THER RAL NETWORK FORMATION PROCESS.
[DBUG3=N	IP NOI THE PROGRAM PRINTS DUT THE ACTUAL EVALUATION
	PROCESS OF THERMAL REBISTANCES AND CAPACITANCES.
IDRUG4=N	IF N=1 THE PROGRAM PRINTS OUT THE BOARDER OF SETUN
IDAUG5=N	IF N=1 THE PROGRAM PRINTS OUT THE SOLUTION OF CIRCUIT
	AFTER EVERY ITERATION
IDRUG6=N	IF N=1 THE PROGRAM PRINTS OUT THE SOLUTION AFTER EVERY
	FUNCTIONAL ITERATION LAPPLICABLE ONLY TO T-SPICE2A)
I DBUG7≈N	IF N=1 THE PROGRAM PRINTS OUT THE SOLUTION AT THE
	END OF EVERY DC POINT OR TIME POINT.
I DBUGB=N	IF N=1 THE PROGRAM PRINTS OUT THE LINEARIZED BJT
	PARAMETER AT EVERY ITERATION.

APPENDIX A: EXAMPLE DATA DECK

THE FOLLOWING DECK DETERMINES THE DC TRANSFER CURVE OF A SIMPLE ACTIVE LOAD DIFFERENTIAL AMPLIFIER AS THE AMBIENT TEMPERATURE IS VARIED FROM 30 DEGREE-C TO 100 DEGREE-C WITH TEMPERATURE STEP OF 10 DEGREE-C.

SIMPLE ACTIVE LOAD DIFFERENTIAL AMPLIFIER 01 4 2 3 MODN X=10.0 Y=10.0 03 4 6 400P X=30.0 Y=10.0 04 L K M MODN X=22.0 Y=22.0 RL 7 0 100K Y=20.0 RL 7 0 0 0 RL

THE FOLLOWING DECK DETERMINES THE DC TRANSFER CURVE OF A COMMERCIALLY AVAILABLE 741 OPERATIONAL AMPLIFIER. NOTICE THAT IGRID IS NOT SPECIFIED IN THE OPTION CARD. THUS THE ROUTINE BUILT IN TO T-SPICE2A, B WILL BE USED.

. .

.

90	TRANSFER CURVE	OF	FAIRCHILD 741	,
01	10 1 3 MODN		X=37.5	Y=0.0
95	10 2 4 MOON	·	X= 34 . S	Ye Bo
03	5 11 3 MODP		X=32.5	Y=12.8
Q4	9 11 4 MODP		X=26-0	Y=12.8
05	5 6 7 MODN		X=39-2	Y=16-5
96	9 6 8 MODN		X=46.0	Y=16.5
07	23 5 6 MOON		X= 32. 9	Y= 22.5
084	10 10 23 HODP	• 5	X=13,00	Y=8.5

248 10 10 23 MODP +8	X=26.0 Y=6.5
09A 11 10 23 MODP +4	x=32+5 Y=6+5
098 11 10 23 MODP .6	X=26.0 ¥≠6.5
010 11 12 14 MODN	x=39.2 Y=22.5
011 12 12 24 MOON	x=45₀0 ¥=28₀0
012 13 13 23 HODP	X=8.0 Y=6.5
0134 15 13 23 HOD1	X=8•0 Y=12•8
0138 17 13 23 NOD2	x=8.0 ¥=12.8
014 23 17 20 MODA	X=13.0 Y=47.0
0154 17 20 21 MOON +35	X=32.5 Y=38.0
0148 17 20 21 MODN +65	X=26.0 Y=38.0
016 23 9 16 MODN	x=37.5 ¥=28.0
0174 15 16 25 HODN +35	X=45.0 Y=28.0
0178 15 16 25 MOON .65	x=41.0 Y=28.0
0184 17 18 19 MODN -75	x=32=5 Y=31=3
0149 17 18 19 MODN 25	x=26.0 Y=31.3
0104 17 17 18 NOON -65	X=26+0 Y=31+3
0100 17 17 10 MOON . 35	X=32+5 Y=31+3
0195 17 17 18 HODR	X=41+0 Y=47+0
021 24 19 22 NODP	X=26.0 Y=47.0
021 25 22 21 MOUP	X=41.0 Y=38.0
022 4 20 24 MODA	X=37-5 Y=38-0
023A 24 15 9 4005	X= 37.5 Y=31.3
0238 24 15 14 MODN - 26	X=32-5 Y=38-0
	Y=12.4 Y=47.0
2248 26 26 24 MODN .75	X=32+5 Y=47+U
0248 26 26 24 MODN .75 R1 7 24 1K	X#32•5 ¥=47•0
7248 26 26 24 MODN .75 R1 7 24 1K R2 6 24 50K	X=32+5 Y=47+0
7248 26 26 24 MODN •75 R1 7 24 1K R2 6 24 50K R3 8 24 1K	X*32.5 ¥*47.0
7248 26 26 24 MODN •75 R1 7 24 1K R2 6 24 50K R3 8 24 1K R4 14 24 3K	X*32°3 A*41°0
0248 26 26 24 MODN •75 R1 7 24 1K R2 6 24 50K R3 8 24 1K R4 14 24 3K R5 13 12 39K	X*32°2 A.A.A.A.A.A.A.A.A.A.A.A.A.A.A.A.A.A.A.
7249 26 26 24 MODN •75 R1 7 24 1K R2 6 24 50K R3 8 24 1K R4 14 24 3K R5 13 12 39K R6 20 21 27	X*32°2 A.A.A.A.A.A.A.A.A.A.A.A.A.A.A.A.A.A.A.
7248 26 26 24 MODN •75 R1 7 24 1K R2 6 24 50K R3 8 24 1K P4 14 24 3K P5 13 12 39K R6 20 21 27 R7 21 22 22•0	X*32°2 A.444
0248 26 26 24 MODN •75 R1 7 24 1K R2 6 24 50K R3 8 24 1K P4 14 24 3K P5 13 12 39K R6 20 21 27 R7 21 22 22•0 P8 25 24 100•0	X*32°2 A.444
7249 26 26 24 MODN •75 R1 7 24 1K R2 6 24 50K R3 8 24 1K P4 14 24 3K P5 13 12 39K R6 20 21 27 R7 21 22 22•0 P8 25 24 100•0 R9 16 24 50K	X*32.5 ¥=47.0
7249 26 26 24 MODN •75 R1 7 24 1K R2 6 24 50K R3 8 24 1K P4 14 24 3K P5 13 12 39K R6 20 21 27 R7 21 22 22•0 P8 25 24 100•0 R9 16 24 50K P10 18 19 40K	X*32.5 ¥=47.0
7248 26 26 24 MODN •75 R1 7 24 1K R2 6 24 50K R3 8 24 1K R4 14 24 3K R5 13 12 39K R6 20 21 27 R7 21 22 22•0 P8 25 24 100•0 R9 16 24 50K R10 18 19 40K R11 26 24 50K	X*32°2 A.4.4.4.4.4.4.4.4.4.4.4.4.4.4.4.4.4.4.4
7249 26 26 24 MODN •75 R1 7 24 1K R2 6 24 50K R3 8 24 1K P4 14 24 3K P5 13 12 39K R6 20 21 27 R7 21 22 22•0 P8 25 24 100•0 R9 16 24 50K R10 18 19 40K R11 26 24 50K PFB1 21 2 100K	X*32.5 ¥=47.0
7249 26 26 24 MODN •75 R1 7 24 1K R2 6 24 50K R3 8 24 1K P4 14 24 3K P5 13 12 39K R6 20 21 27 R7 21 22 22•0 P8 25 24 100•0 R9 16 24 50K R10 18 19 40K R11 26 24 50K R51 21 2 100K PF51 2 30 50•0	X*32.5 ¥=47.0
7248 26 26 24 MODN •75 R1 7 24 1K R2 6 24 50K R3 8 24 1K P4 14 24 3K P5 13 12 39K R6 20 21 27 R7 21 22 22•0 P8 25 24 100•0 R9 16 24 50K R10 18 19 40K R11 26 24 50K R51 21 2 100K PFB2 2 30 50•0 RL 21 0 1•0K	X*32.5 ¥=47.0
7249 26 26 24 MODN •75 R1 7 24 1K R2 6 24 50K R3 8 24 1K P4 14 24 3K P5 13 12 39K R6 20 21 27 R7 21 22 22•0 P8 25 24 100•0 R9 16 24 50K R10 18 19 40K R11 26 24 50K R11 26 24 50K RF61 21 2 100K PF62 2 30 50•0 RL 21 0 1•0K VINI 1 0 0•0	X*32.5 ¥=47.0
7248       26       26       24       MODN       •75         R1       7       24       1K         R2       6       24       1K         R3       8       24       1K         R4       14       24       3K         95       13       12       39K         R6       20       21       27         R7       21       22       22       0         98       25       24       100+0       0         R9       16       24       50K       8         R10       18       19       40K       8         R11       26       24       50K       9         9582       2       30       50+0       9         PFB2       2       30       50+0       9         PFB2       2       30       50+0       9         VIN1       1       0       0       0	X*32.5 ¥=47.0
7248 26 26 24 MODN •75 R1 7 24 1K R2 6 24 50K R3 8 24 1K P4 14 24 3K P5 13 12 39K R6 20 21 27 R7 21 22 22•0 P8 25 24 100•0 R9 16 24 50K R10 18 19 40K R11 26 24 50K R11 26 24 50K R11 26 24 50K R11 26 24 50K R11 20 50•0 R2 21 0 1•0K VIN1 1 0 0•0 VCC 23 0 15•0 VEE 24 0 -15•0	X*32.5 ¥=47.0
7248       26       26       24       MODN       75         R1       7       24       1K         R2       6       24       1K         R3       8       24       1K         R4       14       24       3K         R5       13       12       39K         R6       20       21       27         R7       21       22       20         R8       25       24       100×0         R9       16       24       50K         R10       18       19       40K         R11       26       24       50K         9FB1       21       2       100K         PFB2       2       30       50×0         RL       21       0       10×0         VIN1       1       0       0×0         VEE       24       0       -15×0         VEE       24       0       -15×0	X * 32 • 5 ¥ = 4 7 • 0
7249       26       26       24       MODN       75         R1       7       24       1K       R2       6       24       MODN       •75         R1       7       24       1K       R3       8       24       1K         R4       14       24       3K       95       13       12       39K         R6       20       21       27       87       21       22       20         R9       25       24       100+0       0       0       89       16       24       50K         R10       18       19       40K       811       26       24       50K         RFB1       21       2       100K       9       9       9       9       9       9       9       9       9       9       9       10       10       10       10       10       10       10       10       10       10       14       14       10       10       14       10       10       10       10       12       10       10       10       10       10       10       10       10       10       10       10       10       15	X+32.5 Y=47.0
7248       26       26       24       MODN       •75         R1       7       24       1K       R2       6       24       1K         R3       8       24       1K       R4       14       24       3K         P4       14       24       3K       8       24       1K         P4       14       24       3K       95       13       12       39K         R6       20       21       27       R7       21       22       22       0         P8       25       24       100×0       0       89       16       24       50K         R10       18       19       40K       811       26       24       50K         R11       26       24       50K       86       100K       86       100K         PFB1       21       2       100K       96       100K       97       100K         PFB2       23       0       50×0       90       90       90       90       90         VEE       24       0       -15×0       90       90       90       90       90         •MODEL	X+32.5 Y=47.0
7249       26       26       24       MODN       75         R1       7       24       1K         R2       6       24       1K         R3       8       24       1K         R4       14       24       3K         R5       13       12       39K         R6       20       21       27         R7       21       22       20         R8       25       24       100×0         R9       16       24       50K         R10       18       19       40K         R11       26       24       50K         9F81       21       2       100K         PF82       2       30       50×0         RL       21       0       1×0K         VIN1       1       0       0×0         VEE       24       0       -15×0         VEE       24       0       -15×0         VIN       0       30       -8M         *MODFL       MODN       NPN       IS=1×E-         *MODFL       MODP       PNP       IS=1×E-	X = 32.5 Y = 47.0 -14 VA= 100 -14 VA=75.0 5F = 15 VA=75
7249       26       26       24       MODN       75         R1       7       24       1K       R2       6       24       MODN       •75         R1       7       24       1K       R3       8       24       1K         R4       14       24       3K       95       13       12       39K         R6       20       21       27       R7       21       22       22       0         R9       16       24       50K       8       25       24       100+0         R9       16       24       50K       8       8       24       100         R9       16       24       50K       8       8       24       100         R10       18       19       40K       8       11       26       24       50K         RFB1       21       2       30       50+0       8       9       14       14       14       14       14       12       100K       9       15       10       14       15       15       14       14       14       14       16       15       15       15       15 <t< td=""><td>X+32.5 Y=47.0 -14 VA=100 -14 VA=75.0 5F-15 VA=75.0 -15 VA=75.0</td></t<>	X+32.5 Y=47.0 -14 VA=100 -14 VA=75.0 5F-15 VA=75.0 -15 VA=75.0
7249       26       26       24       MODN • 75         R1       7       24       1K         R2       6       24       1K         R3       8       24       1K         R4       14       24       3K         R5       13       12       39K         R6       20       21       27         R7       21       22       22•0         R8       25       24       100K         R9       16       24       50K         R10       18       19       40K         R11       26       24       50K         RFB1       21       2       100K         PF52       23       30 50 + 0         RL       21       0       1+0K         VIN1       1       0       0+0         VEE       24       0-15+0       VIN         VIN1       1       0       0+0         VEE       24       0-15+0       VIN         VIN       0       30       -8M         •MODEL       MODP       PNP       IS=1+E-         •MODEL       MOD1       PNP <td>X+32.5 Y=47.0 -14 VA=100 -14 VA=75.0 5E-15 VA=75 53E-15 VA=75</td>	X+32.5 Y=47.0 -14 VA=100 -14 VA=75.0 5E-15 VA=75 53E-15 VA=75

•MODEL MOD4 PNP IS=.79E-15 VA=75 •MODEL MODA NPN IS=1.E-14 VA=100 BF=200 •THRML LX=55 LY=55 A0=10 B0=10 KS=2.23E-03 KH=4.5E-04 GH=1.E-02 +TCS=.02 TCH=.02 LXHDR=110 LYHDR=110 •P4[NT OC V(2) V(21) •P4[NT DC T(01,02) T(03,04) T(05,06) •PLOT DC V(2) (-4M, 4M) V(21) •PLOT DC T(01,02) T(03,04) T(05,06) •DC VIN -BM 6.4M 4M •OPTION ACCT IDBUG7=1 PDMAX=.15 •END END

THE FOLLOWING DECK DETERMINES THE TRANSIENT RESPONSE OF A COMMONLY USED VOLTAGE REGULATOR. NOTICE IN THIS CASE IGRID=1 IS SPECIFIED IN THE OPTION CARD. THE PORTION OF INPUT DATA FOLLOWING .END CARD IS OBTAINED BY RUNNING T-SPICE2C.

TRANSIENT ANALYSIS OF VOLTAGE	E REGULATO	RNATIONAL	NEWTON-RAPHSON
01 3 2 4 HODN 2.25	X=5.00	Y=16+6	
22 4 5 6 HODN 2.0	X=12.2	Y=14.6	
93 7 6 0 MODN 6.0	X= 20= 0	Ya 11.3	
94 9 7 10 MOON 6.0	X=26.0	Y=11.30	
25 9 10 11 MODN 7.0	X=35-6	Y=11-3	
25 17 2 8 MODN 2-25	X=51-0 Y=	10-0	
27 12 9 13 MOON 2.28	Y=40.9		
08 12 13 0 MOON 2.26	Y-43.3		
30 14 14 0 NOON 2-26		V=1103	
310 0 12 15 MOOND 6. 15			
311 16 3 1 MODER 7.0		T=2/03	
		Y=21.0	
312 3 3 1 HOULP 380			
01401 1 17 14 MODN 19.0		T= 420 U	
01601 1 17 10 HOON 18 0	X=983	Y=42+U	
01605 1 17 20 MODN 1800	X=100 0	T==2+U	
01603 1 17 22 WOUN 18-0	X=22.00	Y=42+0	
21406 1 17 24 HODV 18 0	X=29e 0	Y±42.0	
31609 1 17 20 HUDN 18.0	X= 30+ 0	Y=42.0	
71011 1 17 25 NUDN 18.0	X=01+0	T=42+0	
71513 1 17 30 MUDN 18.0	X=57+5	Y=42.0	
31015 1 17 32 MOON 18.0	X=64+1	Y=42.0	
QIDI/ 1 1/ 34 MODN 18+0	X 70.8	Y=42.0	
	X=10.0	Y=21.0	
44 9 D 109K	X=7.5	Y=11.0	
4357260	X=16+4	Y=11.0	
~* C U 1.2K	X=20.5	Y=8+5	•
K2 10 0 1201K	X=39.0	¥=7.0	

٠

165.

R6 11 0 1K R7 8 9 17.7K R9 13 14 4K R9 15 12 4K R10 16 15 85 Y=4.7 Y=7.0 Y=6.0 Y=16.0 Y=20.0 ×=38.0 X= 25. 0 X=48.0 X=63.5 

 N9
 15
 12
 4K
 X=48.0
 Y=6.0

 R10
 16
 15
 85.0
 Y=16.0

 R10
 16
 15
 85.0
 Y=20.0

 R16
 18
 23.5
 X=9.3
 Y=42.0

 R1603
 20
 23.5
 X=15.6
 Y=42.0

 R1605
 22
 23.5
 X=15.6
 Y=42.0

 R1607
 24
 23.5
 X=29.0
 Y=42.0

 R1611
 26
 23.5
 X=5.6
 Y=42.0

 R1611
 26
 23.5
 X=51.0
 Y=42.0

 R1613
 30
 23.5
 X=57.5
 Y=42.0

 R1617
 34
 23.5
 X=64.1
 Y=42.0

 R1617
 34
 23.5
 X=70.8
 Y=42.0

 R1617
 34
 23.5
 X=70.8
 Y=42.0

 R16
 0
 2.0
 Y=6.7
 MC=.3 MODEL MODVP PNP BF=50 [S=1.5E-15 RB=100 RC=100 RE=270 VA=80 PE=.65 ME=.3 PC=.5 MC=.3 IOUT 2 0 PULSE(IM 1.5 OUS 10US 10US 10MS 20MS) .PRINT TRAN V(2) V(8,9) V(11) .PRINT TRAN V(5,6) V(6) V(7,10) V(10,11) V(2,8) V(9,13) V(13) .PRINT TRAN V(5,6) V(6) V(7,10) V(10,11) V(2,8) V(9,13) V(13) .PRINT TRAN V(2,03) T(04,03) T(05,03) T(07,03) T(08,03) T(06,03) .PLOT TRAN V(2) V(9) V(7) V(11) .PLOT TRAN T(03) T(02,03) T(04,03) T(07,03) T(08,03) T(06,03) .PLOT TRAN T(03,03) T(04,03) T(05,03) T(07,03) T(08,03) T(06,03) .TRAN 100US 10MS .TRAN 100US 10MS .THRML LX=86 LY=58 A0=7 B0=100 KS=.00223 KH=0.00800 GH=.02857 .TCS=27.7E-9 TCH=56.33E-9 LXHOR=500.0 LYHOR=500.0 .OPTION ACCT PDMAX=2.0 IDBUG7=1 IGRID=1 26 88 1.58000E+01 2.90000E+01 4.35000E+01 5.75000E+01 7.08000E+01 5.80000E+01 39 5.80000E+01 40 41 42 43 44 5.80000E+01 5.80000E+01 3.87000E+01 8.60000E+01 8.60000E+01 6.90000E+01 6.30000E+01 2.00000E+01 45 46 47 ō. 0. 5-60000E+01 0. 48 1.58000E+01 2.28000E+01 3.60000E+01 Ãğ 3. 580002+01 50 3-20000E+01 3-60000E+01 3.40000E+0 3.00000E+0; 2.58000E+0; 3.00000E+01 51 4.00000E+01 1.000002+01 52 53 55 55 55 55 55 55 55 55 55 3.800002+01 5.00000E+01 5.45000E+01 2.60000E+01 7.080000+01 6.22000E+01 6.20000E+01 4 . 79000E+01 4 . 20000E+01 60 61 62 3.57000E+01 2+83000E+01 2+07000E+01 1+64000E+01 1+22000E+01 64 1.62000E+01 1.62000E+01 65 8 • 50000E+00 8 • 20000E+00 7 • 50000E+00 3 • 90000E+00 1.73000E+01 3.34000E+01 4.13000E+01 6.20000E+00 1.90000E+00 2.00000E+00 4.26000E+01 4.60000E+01 5.60000E+01 9.90000E+00 3.61000E+01 3.80000E+01 0. 0. 3.00000E+01 7677879 0. 2.00000E+00 1.60000E+01 0 . 7.20000E+00 1.00000E+01 0. 80 1.60000E+01 2.00000E+01 0. 81 0. 82 83 3.000002+01 0. 0. 0. 7.50000E+00 1.58000E+01 3.20143E+01 4.02000E+01 4.60000E+01 84 85 6=00000E+01 7=30000E+01 86 87 8.330812+01 88 8+60000E+01 2 75 20143E+01 4 78 14 45 3. 75 74 1 76 34 35 37 5 6 79 16 44 26 74 5 17 80 88 8 18 81 43 9 19 46 39 5 14 24 5 7 82 36 1020 13 8 12 11 84 41 40 38 5 5 25 23 67 . 55 56 65 65 6 454 665 6 6 6 64 6 65 656 357 6 з 3 55 4 7 667 3 57 4 8 6 666 5 65 e 6 6 6 6 6 6

167.

\$

755347895109334561560761558881180077538246793512	053675658011438900178953343292862109122389017665 26622 67336744555111182 6626253627241133446646	526A76822567744153535 66 6271 58784711112A534 526A76822567744153535 66 6271 58784711112A534	43296493475948234569026517482687513 4 9619367 1	662737621208378899811 5723439579052 70 26 A 5	4 6 7 5 6 8 5 9 5 0 3 9 4 0 4 2 3 7 6 2 5 6 4 9 7 0 5 6 3 6	49	33
7455541633558266626 27 8 47522768 6687244	751155613531 2222268 26257 7 7868 72558	85551 665185162266 82 277712773 6 884 534	41143743551853662152 686 413777 776 7 454 645905926896820351333398737386 79771 673	74117 551432351662 8277761 7 7 3 888 538 38663151740114145320511252 6 8 4 014 958	1415 8170076924131962 8464 74 34 24	52 50 18 33 7 47	87

5

I

T-SPICE2C IS AN AUXILIARY PROGRAM AND FORMS A THERMAL NETWORK IN A MANNEP QUITE DIFFERENT FROM THE ROUTINE IN T-SPICE2A AND T-SPICE2B. THE TOTAL NUMBER OF THERMAL NODES CREATED BY THIS PROGRAM IS TYPICALLY SNALLER THAN THAT OF T-SPICE2A AND T-SPICE2B. IN ORDER TO USE T-SPICE2C A USER MUST ENTER THE NUMBER OF EXTRA THERMAL NODES AND THEIR LOCATIONS THAT ARE CREATED BY THE USER IN SUCH A WAY THAT NONE OF THE INNER ANGLES OF TRIANGLES IN THE ASYMMETPICAL TRIANGULAR THERMAL NETWORK ARE OBTUSE. THE RESULTING DATA IS PUNCHED INTO CARDS. THE PUNCHED DECK MUST BE PLACED AFTER THE SEND CARD IN T-SPICE2A OR T-SPICE2B AND IGRIDA! MUST BE SPECIFIED IN THE OPTION CARD FOR ACTUAL ANALYSIS. THE SEQUENCE OF THE ORIGINAL INPUT DECK MUST NOT BE CHANGED BECAUSE THE THREE PROGRAMS DEFINE THE THERMAL NODE NUMBER OF ALL THE DEVICES ON THE CHIP IN A SEQUENCE IN WHICH THE INPUT DECK MUST BED ALL THE ADDITIONAL DATA MUST BE ENTERED IN A FIXED FORMAT AS SHOWN BELOW. FOR AN INSTRUCTION ON HOW TO FORM THIS TRIANGULAR THERMAL NETWORK SEE THE ERL REPORT.

THE FOLLOWING IS AN EXAMPLE ON THE USE OF T-SPICE2C. NOTICE THE PART OF INPUT DATA FOLLOWING .END CARD IS THE ADDITIONAL INFORMATION NECESSARY TO CREATE A THERMAL NETWORK. THE FIRST CARD FOLLOWING .END CARD DEFINES THE NUMBER OF ADDITIONAL NODES CREATED BY A USER. THE REMAINING DATA ARE USED TO DEFINE THE LOCATIONS OF THOSE USER CREATED THERMAL NODES LOCATIONS. THUS THE NUMBER OF THESE CARDS MUST BE EQUAL TO WHAT IS SPECIFIED BY THE FIRST CARD FOLLOWING .END.

TRANSIENT ANALYSIS OF VOL	TAGE REGULAT	ORNATIONAL	NEWTON-RAPHSON
01 3 2 4 HOON 2.25	X=5.00	Y=16+6	
02 4 5 6 MODN 2.0	¥=12-2	Y= 14.6	
	×=20.0	V-11.3	
US / B U MUUN BOU	X-20-0		
04 8 7 10 MODN 6.0	X=20+0	Y=11+30	
05 9 10 11 MODN 7.0	X= 35+6	Y=11+3	
06 17 2 8 MODN 2.25	X=51.0 Y	≈10.0	
07 12 9 13 HODN 2.25	X=40.8	Y=11.3	
09 12 13 0 MOON 2.25	X=43.3	Y=11.3	
09 14 14 0 MODN 2.25	X=48.0	Y=6	
010 0 12 15 MODVP 6-15	X=62.0	Y= 27.3	
011 16 3 1 MODLP 3-0	X=50.7	Y=21+0	
012 3 3 1 MODI P 3.0	XRAG. A	Y=21.0	
015 1 14 17 MCDN 17-5	¥=77.4	Y=42.0	
U1001 1 17 18 MUDN 10.0	Y#A8 3	TH4ZOU'	
Q1603 1 17 20 MODN 18.0	X=15+8	V=42.0	
01605 1 17 22 MODN 18.0	X=22.5	¥=42.0	
01607 1 17 24 MODN 18.0	X=29.0	¥=42.0	
01609 1 17 26 MODN 18.0	X=35.6	¥=42.0	,r
01611 1 17 28 MODN 18.0	X=51.0	Y=42.0	
Q1613 1 17 30 MODN 18.0	X= 57. 5	Y=42.0	
21615 1 17 32 MODN 18.0	X=64 • 1	Y=42+0	

Q1617 1 17 34 MODN 18.0 R1 3 4 30K P2 4 5 1.9K R3 5 7 26.0 R4 6 0 1.2K R5 10 0 12.1K R5 11 0 1K P7 8 9 17.7K R8 13 14 4K R9 15 12 4K R10 16 15 850 Y=42.0 Y=21.0 Y=11.0 × ≃70.8 X=10.0 X=7.5 X=16.4 X=20.5 Y=11.0 ¥=8.5 X=39.0 X=38.0 Y=7.0 Y=4.7 X=25.0 Y=7.0 x=48.0 x=53.5 Y=6.0 Y=16.0 

 R9
 13
 14
 A
 X=53.5
 Y=16.0

 R10
 16
 15
 85.0
 X=55.0
 Y=20.0

 R15
 17
 2
 24
 X=25.0
 Y=20.0

 R1601
 16
 2.3.5
 X=9.0
 Y=20.0

 R1601
 16
 2.3.5
 X=9.0
 Y=42.0

 R1603
 20
 2.3.5
 X=15.8
 Y=42.0

 R1605
 22
 2.3.5
 X=29.0
 Y=42.0

 R1607
 24
 2.3.5
 X=35.6
 Y=42.0

 R1609
 26
 2.3.5
 X=35.6
 Y=42.0

 R1609
 26
 2.3.5
 X=51.0
 Y=42.0

 R1613
 30
 2.3.5
 X=51.0
 Y=42.0

 R1615
 32
 2.3.5
 X=50.0
 Y=42.0

 R1617
 34
 2.3.5
 X=64.0
 Y=42.0

 R1617
 34
 2.3.5
 X=64.0
 Y=42.0

 R18
 2.0
 2.657K
 X=69.0
 Y=42.0

 R18
 2.0
 2.657K
 X=69.0
 Y=42.0

 MODEL + MC=3 #ODEL MODVP PNP BF=50 IS=1.5E-15 RB=100 RC=100 RE=270 VA=80 PE=.65 ME=.3 PC=.5 + MC=.3 IDUT 2 0 PULSE(IM 1.6 OUS 10US 10US 10MS 20MS) pRINT TRAN V(2) V(8,9) V(11) PRINT TRAN V(2) V(8,9) V(11) PRINT TRAN V(2) V(9,9) V(11) PRINT TRAN V(2) V(9,9) V(7) V(10,11) V(2,8) V(9,13) V(13) PLOT TRAN V(2) V(9) V(7) V(11) PLOT TRAN V(2) V(9) V(7) V(11) PLOT TRAN T(03) T(02,03) T(04,03) T(05,03) T(07,03) T(08,03) T(06,03) PLOT TRAN T(02,03) T(02,03) T(05,03) T(07,03) T(08,03) T(06,03) PLOT TRAN T(02,03) T(02,03) T(05,03) T(07,03) T(08,03) T(06,03) PLOT TRAN 100US 10MS THRML LX=86 LY=58 A0=7 B0=100 KS=.00223 KH=0.00800 GH=.02857 TTCS=27.7E-9 TCH=56.33E-9 LXHDR=500.0 LYHDR=500.0 .0PT10N ACCT PDMAX=2.0 IDBUG7=1 IGRID=1 FND MC=03 FND 49 +1.580E+01+5.800E+01 +2.900E+01+5.800E+01 +4.350E+01+5.900E+01 +5.750E+01+5.900E+01 +7.080E+01+5.800E+01 +9.600E+01+3.870E+01 +5+600E+01+2+000E+01

171.

+ 6. 900E + 01 + 0. 000F + 00
+6.300E+01+0.000E+00
+5.600E+01+0.000E+00
+1.58CE+01+3.600E+01
+2+280E+01+3+580E+01
+ 3. 200E+01+3. 600E+C1
+4.000E+01+3.400E+01
+1.000E+01+3.000E+01
+1.770E+01+2.580E+01
+3+800E+01+3+000E+01
+ 5+ 000E+01+2+600E+01
+5.450E+01+2.650E+01
+7.080E+01+2.730E+01
+0.220E+01+2.080E+01
+6+200E+01+1+420E+01
+4.7902+01+1.5902+01
+++200E+01+1+700E+01
+ 3• 570E+01+1•770E+01
+2.8302+01+1.4302+01
*2*0/UE +01 +1 +020E+01
+A. 600F+01+1-800F+00
+5+60000+01+2+00000+000
+9-9005+00+3-6105+01
+0+000E+00+3+800E+01
+0.000E+00+3.000F+01
+0+000E+00+1+600E+01
+2.000E+00+1.000E+01
+0.000E+00+1.000E+01
+7.200E+00+0.000E+00
+1.600E+01+0.000E+00
+2.000E+01+0.000E+00
+3.000E+01+0.000E+00
+4.020E+01+0.000E+00
+4.600E+01+0.000E+00
+6.000E+01+7.500E+00
+7.300E+01+1.580E+01

ć.

ھ

THE FOLLOWING SHOWS THE RESULTANT PUNCHED DECK. IN ORDER TO ACTUALLY SIMULATE THE CIRCUIT PERFORMANCE THIS PUNCHED DECK MUST BE ATTACHED TO THE ORIGINAL INPUT DECK FOLLOWING .END CARD IN EITHER T-SPICE2A OR T-SPICE28. NOTICE THE FOLLOWING PUNCHED DECK WAS USED IN THE EXAMPLE CIRCUIT OF VOLTAGE REGULATOR MENTIONED EARLIER.

.

.

•

.

26	86	
38	1+58000E+01	5+80000E+01
39	2.90000 #+01	5+80000F+01
40	4-35000F+01	5-8000000+01
41	5+75000E+01	5-80000E+01
42	7.08000 +01	5-80000F+01
4.3	5-600C0F+01	3. 87000E+01
44	8-60000E+01	2-000005+01
45	6-90000E+01	
46	6- 30000F+01	0.
A 7	5-600005+01	0.
A A	1.580008401	3. 600005401
40	2-280005+01	3. 580005401
80	3. 200005401	3- 400008401
<b>Š</b> 1	A-00000E+01	3. 400005+01
5.	1.000005+01	3.000000000
82	1.770006+01	
53	7.900000000	2. 58000E+01
24		3.000002.01
20	5.000002+01	2.600002701
50		2. 65000E+01
	7.08000E+01	2.73000000101
20	0.22000E+01	2.08000E+01
24	6.20000E+01	1.42000E+01
60	4.790002+01	1.59000E+01
01	4.200002+01	1. 70000E+01
02	3+57000E+01	1.77000E+01
63	2.830002+01	1.43000E+01
64	2.07000E+01	1.62000E+01
65	1.64000E+01	1.62000E+01
00	1.220000+01	8. 50000E+00
<u>97</u>	1.73000E+01	8 • 20000E +00
68	3.34000E+01	7.50000E+00
69	4.13000E+01	3.90000E+00
70	4.26000E+01	C+20000E+00
11	4.60000E+01	1.90000E+00
72	5.600002+01	2.00000E+00
73	9. 0000E+00	3.61000E+01
<u>/4</u>	<b>D</b> •	3.80000E+01
7-	0.	3 • 00000E +01
(6	U.	1.6000000+01
17	2+00000E+30	1.000075+01
78	U.	1. CC300E+01
19	7.20000E+00	0.
40	1.60000E+01	0.
71	2.00000000000	0.
02	3.00000E+01	0.

83 94 95 87 85	4 6 7 8	020 000 000 0300 0330	00E+ 00E+ 00E+ 00E+ 00E+	01 01 01 01 01 01	0 • 0 • 7 • 1 • 3 •	5000 5800 2014 2014	0E+0 0E+0 3E+0 3E+0	0 1 1	74		70		• •	a	<b>a</b> .	0			•
11	84	12	47	13	46	14	45	15	35	16	44	17	88	18	43	19	36	20	4
21	41	22	40	23	39	24	38	25	37	26	74								
6	5	5	5	6	5	5	5	6	5										
6	5	5	Š	5	ŝ	6	5	6	5										
6	5	Ř	3	- Ă	Ĵ	3	5	5	4										
5	5	1	5	3	5	•	6	6	6										
2	2	6	6	Š	6	6	7	5	Ř										
7	ě	6	Ă	ĕ	Ă	6	3	5	- Ā										
5	5	_5	_3	6	6	5	3												
23	23	53	52	22	75														
24	67	65	66	23					•										
7	25	81	24	67															
29	26	70	69	6	68														
25	68	82	4	81															
71	70	29	27	72															
60	31	27	85	10	59														
63	51	62	59	50	50	49													
13	73	74	38	37		•••													
14	48	73	12	38															
15	49	48	13	38	39														
51	50	17	15	39	40														
55	51	56	16	18	40	41													
56	17	30	19	<b>1</b>	4.2														
57	19	33	42	- 1	<b>₹</b>														
46	85	59	86	45	35														
1	23	2	75	77	76														
65	3	66	47	2	22														
68	63	7	Ă	24	64	•													
28	62	5	68	63															
8	29	60	72	2	85														
61	28	70	20	27	60														
56	56	18	57	19															

$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
3       20       87       33       42       35         45       21       86       44         33       42       43         38       12       74         12       13       14       39       37         14       38       15       16       40         16       39       17       41         17       4.0       18       19       42         19       41       20       33       36         33       87       88       36         35       86       57       87       68	
45       21       86       44         33       42       43         38       12       74         12       13       14       39       37         14       38       15       16       40         16       39       17       41         17       40       18       19       42         19       41       20       33       36         33       87       88       36         35       86       57       87       68	
33       42       43         36       12       74         12       13       14       39       37         14       38       15       16       40         16       39       17       41         17       40       19       42         19       41       20       33       36         33       87       88       36         35       86       57       87       68	
38       12       74         12       13       14       39       37         14       38       15       16       40         16       39       17       41         17       40       18       19       42         19       41       20       33       36         33       87       88       36       36         35       86       57       68       68	
12 13 14 39 37 14 38 15, 16 40 16 39 17 41 17 40 18 19 42 19 41 20 33 36 33 87 88 36 35 86 57 87 88	
14 38 15, 16 40 16 39 17 41 17 40 18 19 42 19 41 20 33 36 33 87 88 36 35 86 57 87 68	
10 39 17 41 17 40 18 19 42 19 41 20 33 36 33 87 88 36 35 86 57 87 88	
17 41 20 33 36 33 87 88 36 35 86 57 87 68	
33 87 88 36 35 86 57 87 68	
35 86 57 87 68	
21 46 35	
72 85 47 21 45	
71 72 84 46	
49 53 52 14 73 13	
50 11 53 15 48 14	
54 11 TL 49 10 17	
AA KI 1 76 71	
11 44 45 49 1 48 52	
62 11 61 32 55 51 50	
31 32 54 56 51 17	
31 55 10 58 17 30 18	
58 30 86 19 44 20 33	87
59 10 56 86 30 57	
95 9 10 58 21 96	
2' 24 DI 32 31 9	
A1 28 26 63 11 54	
A2 26 68 25 64 11	
25 24 63 11 65 53	
64 24 3 53 23 1	
3 67 80 23 2 79	
4 91 24 3 80 66	
26 4 6 63 25 82 7	
AT 60 70 8 72 84 47	
8 27 71 47 85 46	
48 52 75 13 12 74	
73 75 12 37	
52 1 22 73 76 74	
22 77 75 78	
22 2 79 76 78 34	
rr re 34	

APERNIX 2 262 25 200 262 25 200 262 25 200 262 25 200 263 25 200 263 25 200 264 MARK CIRCUITS 264 25 200 264 25 200 264 12 202 265 200 265 200	66 80 2 77 34 5 7 80 5 7 80 6 80 2 77 34 8 8 9 7 82 4 67 80 6 83 7 81 6 85 7 35 44 6 83 7 35 44 6 87 43 9 6 82 71 84 8 83 71 47 7 82 4 6 59 21 21 59 58 57 35 44 6 87 43 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
APPHOIX 2 2000 2	80 2 77 34 67 66 79 82 4 67 80 6 82 71 84 71 47 7 9 46 59 21 59 58 57 35 44 87 43 PLEASF NOTE THAT THE DEPARTMENT OF EECS, UNIVERSITY OF CALIFORNIA, LEY CAN NOT ASSUME ANY RESPONSIBILITY FOR ANY PROBLEMS ARISING FROM T F THE PROGRAM.	
APPRODIX 2 REACH MARK CIRCUITS BENCH MARK CIRCUIT	2 77 34 66 79 4 67 80 83 7 81 82 71 84 9 46 59 21 58 57 35 44 43 43 43 43 43 43 43 43 43	
RIKIH MAR CIRCUITS RENCH	77 34 1 (1) (1) (1) (1) (1) (1) (1) (1) (1) (1	APPENDIX 2
The following deck shown below performs a dt transfer curve 1820 1920	34 80 81 84 80 81 84 59 21 35 44 88 THAT THE DEPARTMENT OF EECS, UNIVERSITY OF CALIFORNIA, ASSUME ANY RESPONSIBILITY FOR ANY PROBLEMS ARISING FROM T	BENCH MARK CIRCUITS
21-1       Several bench mark circuits are listed in this appendix.         Recert bench mark circuits are listed in this appendix.         Route differential active load amplifier         The following deck shown below performs a dc transfer curve inalysis of a simple differential active load amplifier whose circuit schematic is shown in Fig. Active Bartisting the following the strike because a simple differential active load amplifier whose circuit schematic is shown in Fig. Active because the strike because a strike because the strike because a strike becau	21 44 T THE DEPARTMENT OF EECS, UNIVERSITY OF CALIFORNIA, JME ANY RESPONSIBILITY FOR ANY PROBLEMS ARISING FROM T	In order to familiarize the user with the use of T-SPICE,
42-1. <u>Simple differential active load amplifier</u> The following deck shown below performs a dc transfer curve malysis and dc operating point amalysis of a simple differential active load amplifier whose circuit schematic is shown in Fig. A2.1.	DEPARTMENT OF EECS, UNIVERSITY OF CALIFORNIA, NY RESPONSIBILITY FOR ANY PROBLEMS ARISING FROM T	bench mark circuits are listed in this appendix.
The following deck shown below performs a dc transfer curve malysis and dc operating point analysis of a simple differential active load amplifier whose circuit schematic is shown in Fig. A2.1.	PARTMENT OF EECS, UNIVERSITY OF CALIFORNIA, RESPONSIBILITY FOR ANY PROBLEMS ARISING FROM T	mple differential active load amplifier
TARENT OF EECCS" ANTA boot and ifferential active load amplifier whose circuit schematic is shown in Fig. All.	MENT OF EECS, UNIVERSITY OF CALIFORNIA, PONSIBILITY FOR ANY PROBLEMS ARISING FROM T	The following deck shown below performs a dc transfer curve
active load amplifier whose circuit schematic is shown in Fig. All	T OF EECS, UNIVERSITY OF CALIFORNIA, TIDILITY FOR ANY PROBLEMS ARISING FROM T	and dc operating point analysis of a simple differential
F EECS, UNIVERSITY OF CALIFORNIA, LITY FOR ANY PROBLEMS ARISING FROM	F EECS, UNIVERSITY OF CALIFORNIA, Lity for any problems arising from t	oad amplifier whose circuit schematic is shown in Fig. A2.1.
S, UNIVERSITY OF CALIFORNIA, FOR ANY PROBLEMS ARISING FROM	S, UNIVERSITY OF CALIFORNIA, FOR ANY PROBLEMS ARISING FROM T	
UNIVERSITY OF CALIFORNIA, ANY PROBLEMS ARISING FROM	UNIVERSITY OF CALIFORNIA, Any problems arising from t	
VERSITY OF CALIFORNIA,	VERSITY OF CALIFORNIA, Y PROBLEMS ARISING FROM T	
ITY OF CALIFORNIA, OBLEMS ARISING FROM	ITY OF CALIFORNIA, Oblems Arising from T	
OF CALIFORNIA, EMS ARISING FROM	OF CALIFORNIA, Ems arising from t	
CAL IFORNIA, ARISING FROM	CALIFORNIA, ARISING FROM T	
LIFORNIA, ISING FROM	LIFCRNIA, Ising from t	
SRNIA, IG FROM	SRNIA, Ig from t	
A, A	ROM T	
	Ţ	

ź

*'*-



Active load differential amplifier

179

Fig. A2.1

DC TRANSFER CUPVE OF A SIMPLE DIFFERENTIAL ACTIVE LDAD AMPLIFIER Q1 4 2 3 MODN X=10 Y=10 Q2 5 0 3 MODN X=30 Y=10 Q3 4 4 6 MODP X=30 Y=30 Q4 5 4 6 MODP X=10 Y=30 Q5 6 5 7 MODN X=22 Y=22 RL 7 0 100K X=22 Y=22 X=22 RL 7 0 100K X=22 Y=22 X=22 X=22 RL 7 0 100K X=22 Y=22 X=22 X=22 X=22 X=22 X=22

1

181.

DC TRANSFER CURVE OF A SIMPLE DIFFERENTIAL ACTIVE LOAD AMPLIFIER

DC THANSFER CURVES

\_\_\_\_

 	_Y17)	Y.(\$1	
-1.0006-02	3.1795-07	-6-0915-01	
-9.5000-03	3.1945-07	-0.0125-01	
-9.0301-03	3.212E-07	-5-9021-01	
-8.50003	3-2375-07	-5.718F-01	
- A+000F - 0.3	1.3045-07	-5.C87E-01	
-7.500E-03	.J.902E-07_	0.0005-02	
-7.0008-03	2.044E-01	7.320F-01	
-6.5030-03	H. 192E-01	1.3900+00	
-4.0075-03	1.4496+00	2.0278+00	
 -5.500E-03	_ 2 . 014E+00_	2.677E+00	
-5+0006+03	2.720E+00	3.3156+00	
-4.5006-03	3.355E+00	3.954. + 00	
+4.000F-03	3.0005+00	4.5955+00	
 -J.500E-0J	. 4.62JE+00_	5+2338+00	•
-3.0006-03	5.2555+00	5.0686+00	
-2.5001-03	5.885E+00	6.501F+00	·
-2.000t-0J	6.5135+00	7-132-+00	
 -1.5000-01	7.1195.00	7.761F+00	
-1-0001-01	7 • 7 • 35 + 00	P. JHTE+00	
- 5+ 0001, - 04	A. 344E+00	4.011F+00	
0.	"+004E+00	7.432E+00	•
5.0005-04			
1.0000-03	1+024E+01	1.0070+01	
1+5005-03	1.045E+01	1-148-+01	
2.0006-03	1.1456+01	1.2096+01	
 2.5076-03	1+2006+01_	1.270F+01	
3.000F-01	1.207F+01	- 1.JJIF+01	
3.5901-01	1+3275+01	1.3417+01	
4.0000-03	1.3476+01	1.4516+01	•
 _ 4.500E-03	. 1+4206+01	1.404-+01	•
5.000/-01	1.42 16+01	1.4976+01	
5.5005-01	1.4255+01	1.4899+01	
6.0001-0.1	1.4255401	1.490F+01	·
6.507E-03	1.424E+01	1.490-+01	
7.0006-03	1.4270+01	1.4411.401	
7.5005-03	1+4275+01	1.4715+01	
8.0001-03	1.4275+01	1.4921.01	
 A.5005-03	1.429E+01_	1.4925+01	
LO-3000+6	1.42HF+01	1.4925+01	
9.500F-01	1.4206401	1.4075401	

The following is a part of the resultant output file when the

above-mentioned deck is run on the program T-SPICE2A.

NUDN DNCHEP	NOON	MOUP	4000		
	UNCHTP	DNCHIP	DICHTP	ONCHIP	
8.01E-00	9.115-06	-9.456-06	-9.14E-06	8.465-07	•
5.04E-04	9.992-04	-9.655-04	-1.006-03	8.925-05	
• 692	.692	694	-+694	.629	
-14.306	-4:033	U.	4.673	- 3. 367	
14.998	10.325	694	-5.367	5.996	•
114.300	107.629	100.000	109+354	105.372	
38.638	39.610		30.417	39.122	
.015	.010	• 001	.005	.001	
3.66E-05	3.71E-02		3.72E-02	3.316-03	
3+15E+03	5.992.03	2.79F+0}	2.93E+0J	3.14E+04_	
1.142+05	1.10E+05	5+13E+04	5.47F+04	1.1#E+06	· •
0.	0.	<b>0.</b>	0.	0.	
0.	0.	0.	0.	0.	· · · -
114.279	109.602	99.946	109.300	105.344	
5+83E+17	5.906+17	5.708+17	5+93E+17	6.27E+10	
010065 0	PERATING P	OINTS		······································	<b>.</b>
					· · · •
DNCHIP					
7.346				en e	
1.53E-02					
42.185					-
1.126-01					
	8.01E-04 5.04E-04 .092 -14.306 14.998 14.306 30.638 .015 3.66E-02 3.12E+03 1.14.279 3.12E+03 1.14.279 5.03E+17 0.0100ES D 21 DNCH1P 7.346 1.53E-02 4.2.105 1.12E-01	8.01E-04       9.11F-06         (.09E-04       9.99E-04         .092       .692         -14.306       -9.933         14.996       10.328         14.996       10.328         14.996       10.328         30.638       39.610         .013       .010         3.64E-02       3.71E-02         3.12E+03       2.96F+03         1.16E+05       1.10E+08         0.       0.         0.       0.         1.14.279       109.602         5.83E+17       3.90E+17         0100ES       DPERATING P         21       0100ES         0100ES       DPERATING P         2.12E-01       42.105	8.016-00       9.117-00       -9.458-06         5.84E-04       9.996-04       -9.658-04         -14.306       -9.633       0.         14.998       10.328      604         114.306       107.629       100.000         38.638       39.610       .9.315         .013       .010       .001         3.662-02       3.71E-02       3.482-02         3.12E+03       2.96F+03       2.79F+03         1.16E+05       1.10E+08       5.13F+04         0.       0.       0.         0.       0.       0.         1.14.279       109.602       .99.946         5.03E+17       5.70E+17       5.70E+17         1.14.279       109.602       .99.946         5.03E+17       5.90E+17       5.70E+17         1.14.279       109.602       .99.946         5.03E+17       5.90E+17       5.70E+17         1.0100E3       0PERATING POINTS	8.01[-00       9.11[-00       -9.45E-06       -9.14E-06         6.04E-04       9.99E-04       -9.65E-04       -1.00E-03         .692       .692       .692       .694         -14.306       -9.633       0.       4.673         14.998       10.326      694       -5.367         14.998       10.326      694       -5.367         14.998       10.326      694       -5.367         14.908       107.629       100.000       107.384         38.638       39.610       j9.315       38.417         .015       .010       .001       .005         3.66E-02       3.71E-02       3.48E-02       3.72E-02         3.12E+03       2.96F+03       2.79F+03       2.93E+03         1.16E+05       1.10E+08       5.13F+04       5.47F+04         0.       0.       0.       0.       0.         0.       0.       0.       0.       0.         0.       0.       0.       0.       0.         0.       0.       0.       0.       0.         0.       0.       0.       0.       0.         0.9.946       109.300       0.9.946 </td <td>0.011-06       0.117-06       -0.182-06       0.422-05         (.002       .602       .604       .620         .002       .603       .604       .620         .14.306       -0.33       0.       4.673       -0.367         14.498       10.324       .604       .5.367       5.906         114.306       107.629       100.000       100.374       105.372         30.638       39.610       j9.315       30.417       39.122         .013       .010       .001       .005       .001         3.622-02       3.772-02       3.312-03       3.182-03         3.622-02       3.772-02       3.312-03       3.182-03         3.622-02       3.776-03       2.797+03       2.932+03         3.622-03       3.182+03       3.182+04         1.162+05       5.137+04       5.477+04       1.182+04         1.162+05       5.137+04       5.032+01       0.       0.         0.       0.       0.       0.       0.       0.         0.       0.       0.       0.       0.       0.         0.4       0.0       0.       0.       0.       0.         0.4</td>	0.011-06       0.117-06       -0.182-06       0.422-05         (.002       .602       .604       .620         .002       .603       .604       .620         .14.306       -0.33       0.       4.673       -0.367         14.498       10.324       .604       .5.367       5.906         114.306       107.629       100.000       100.374       105.372         30.638       39.610       j9.315       30.417       39.122         .013       .010       .001       .005       .001         3.622-02       3.772-02       3.312-03       3.182-03         3.622-02       3.772-02       3.312-03       3.182-03         3.622-02       3.776-03       2.797+03       2.932+03         3.622-03       3.182+03       3.182+04         1.162+05       5.137+04       5.477+04       1.182+04         1.162+05       5.137+04       5.032+01       0.       0.         0.       0.       0.       0.       0.       0.         0.       0.       0.       0.       0.       0.         0.4       0.0       0.       0.       0.       0.         0.4

.... BIPOLAR JUNCTION THANSISTOR OPERATING POINTS ----...... £1 \_\_\_\_ 62 \_\_\_\_ 64 \_\_\_\_ 64 \_\_\_\_ 64 • • MODEL MUDN ONCHEP NONP NODN ONCHEP HGDP DICHIP MODN ONCHIP 10 8.611-06 9.111-06 -9.ASE-06 -9.14E-06 8.46E-07 -- -----9.84E-04 9.99E-04 -9.65E-04 -1.00E-03 8.92E-05 10 VHE .692 -.694 -.694 .629 . 692 -----. . . 4.673 ٥. VHC -9.633 -14.306 -5.367 14.998 VCE 114.306 109.624 100.000 109.354 105.372 RETADO 1640-0 39.610 39.315 30.417 39.122 38.638 WATTS .015 +005 +001 .010 .001 54 J. 61 E-02 J. 71E-02 J. SAE-02 J. 72E-02 J. 11E-03 148 J. 12E+03 2.96F+03 2.79F+03 2.93E+03 3.18E+04 1.142+05 1.10E+05 5.14E+04 5.47F+04 1.18E+06 HU -----. . 0. 0. 0. 0. 0. 0. 0. 0. 0. 641 C⊫U UE TAAC 114.279 109.602 99.946 109.300 105.344 5.03E+17 5.90E+17 5.70E+17 5.93E+17 5.27E+16 f T ------.... LENER DIDDES OPERATING POINTS ČI ONCHIP ---7.346 VOLTS -------- - - ----ANPS 1-536-02 ...... +2.105 • - - •• ------- . . \* 4115 1.125-01

------

188

. .

DC TRANSIER CURVE OF A SIMPLE DIFFFRENTIAL ACTIVE LOAD AMPLIFIEN

SMALL SIGNAL BLAS SOLUTION TEMPERATURE . 27.000DEG C

\*\*\*\*\*\*\*\*\*\*

	NUPE.	YULTAUE		VOLTAGE.	NUDC	VOLTAGE	. NODE .	VOLTAGE	NODE	VOLTAGE
	( 2)	-5+007.1F-16	t 1)	- 6. 91836 - 01	( 4)	1.4 3066 + 01	( 5)	4.5327F+00	1 67	1.50006+01
• ••••	- i e 74	4.9C401+00	·····	7-65441+00						
	. NUUL	TE MPL MATURE	NODE	TEMPEHATUHE	NUDE	TEMPI RATURE	NOOL	TEMPERATURE	NUDŁ	TENPENATURE
	( i)	3. 46. 341 +01	( 2)	3. 94101 +01	( 3)	3. 9 3155 + 01	( 4)	J . #4   7f +01	( 5)	3.9122: +01
	1 61	4.21851.001	これ	3. 74476 + 01	( 6)	3.92706+01	6 91	3.80751+01	( 10)	1. 14105 + 01
	< 111	3. 1124 15 + 01	( 17)	4.00251.+03	( 13)	4.08901+01	( 14)	3-82310+01	( 15)	3+ 45336+01
•	····· ( 16)	3.47971+01	(C 17)	3+ 139 E4F + 0 E	( 18)	3+8186F+01 -	6 191	3+83721+01	1 201	3.80756+01
	0.211	1.71948+01	( 22)	3.76766.+01	( 23)	3.84946+01	1 241	3. #260E+01	6 251	3.75106+01
• •••	- ( 26)	3-113071 +01	( 21)	1. VOU H + 01	( 28)	3+62616+01	1 291	3.72428+01	1 101	3.69316+31
	( )))	3+41851+01	( 32)	1.69251+01	( 3.1)	10+3686.6	( 34)	3.48321+01	( 35)	3.60346+01
•••••	T ( 161	3. /7116+01	· - · ·	1.06/28+01	( 38)	3.73971+01	191	1.04346+01	( 40)	3.71146+31
	1 411	3.8024F+01	( 42)	3.7755++01	( 43)	3.24026+01	( 44)	3.37348+01	( 45)	3.42066+31
	1 461	- 3.4114F+01 -	······································	3. 30756+01	(`48) **	"3.4327E+01"	1 491	3.47808+01	1 501	10+30414.01
	( 51)	J. 294 31 +01	( 52)	J. J984F+01	( 531	3.38876+01	( 54)	3.35836+01	( 55)	3.25205.01
			(-57)	3.38180+01	- ( Se) -	3+3579E+01	·· (`59)	2.7144E+01	( 60)	2.73006.01

. ..

. .

ANDIENT TEMPERATUPFIDEG-CI TOTAL POWER DISSIPATION ON CHIP

27.000\_\_\_\_\_I=44E=01WATIS

VOLTAGE SOUACE EUPRENTS

илин Сланает Уст. -1., 23не -02

VIN -8.602E-06

TOTAL POULS DISSIPATION OF THE ENTINE CIRUIT 2.02E-01WATTS

.....

PL PS OFCHIP DECHIP · •• · ·· · VCL.TS 9.004 7.654 0.00E-05 1.53E-02 ANDS 01145 1.000+05 5.00\*+02 27.000 27.000 ------. 84115 8.11E-04 1.17E-01 

a and a second a second

• • • • • • •

...

. . . .

85

SIMPLE INVEPTER EXAMPLE CIRCUIT FUNCTIONAL ITERATION 01 4 3 0 MOD1 X=20. Y=20. RL 5 4 1K RS 2 3 10K X=30.0 Y=30.0 VCC 5 0 20.0 VIN 2 0 PULSE(10.0 1.0 OUS 100US 100US 20MS 30MS) MODEL MODI NPN RF=200 BR=2 IS=5.e=15 RB=200 RC=200 VA=130 PE=.7 PC=.55 THRML LX=40 LY=40 A0=10 B0=10 KS=.00223 KH=.0002 GH=.01 +TCS=27.7E-9 TCH=30.E=9 LXHDR=100. LYHDR=100 PLOT TRAN V(4) .PLOT TRAN T(01) TRAN 100US 10MS .END

۰.

190.

189.

A2-2. Simple inverter

The following deck shown below performs a transient analysis

•

simple inverter whose circuit schematic is shown in Fig. A2.2. ø ٥f



Vec +15V



Fig. A2.2 Simple inverter

The following is a part of the resultant output file when the above-mentioned deck is run on the program T-SPICE2A.

192.

	1	
	•	
******		
	U JAN // DECESSION OF T-SPICE 24 DODAGODODOD 14120114 DODAG	
5 THIN 6	INVERTER EXAMPLE CIRCUIT FUNCTIONAL ITERATION	
IN	ITTAL TRANSITNT SOLUTION TEMPERATING	
******	**************************************	•
NON	DF	· •
( 2	2) 1+00000E+01 ( 3) 9-21836-01	
	H TEMPERATURE	
	TEMPERATURE NODE TEMPERATURE NODE TEMPERATURE NUCE TEMPERATURE NODE TEMPERATURE	• • • •
_ []	1 3.2796E+01 ( 2)	•
· · · · ·	1 3.23091+01 ( 7) 3.25576+01 ( 8) 3.2799F+01 ( 9) 3.2605F+01 ( 10) 5.2485E+01	•• •
1 191	1 1.1101 (12) 1.2021 (01 (13) 3.2604E+01 (14) 3.1657E+01 (15) 3.2627F+01	
Con	1 3.24234441 ( 22) 1.20141401 ( 18) 3.2059E101 ( 19) 3.2365E401 ( 20) 3.1995E401	
1 261	1 2+3407E+01 ( 27) 3+0419F+01 ( 28) 2+9906E+01 ( 24) 3+0415E+01 ( 25) 3+0419E+01	· • ·
1 Ju	3 J. 0 196L+01 ( 32) 2. 9909F+01 ( 33) 3. 0447F+01 ( 29) 2. 9917E+01 ( JO) 3. 0441E+01	
( ot  )	1 2.70000+01 ( 35) 2.70655+01	• •
••••	ANDIENT TEMPERATURE (DEG-C) TOTAL POWER DISSIPATION ON CHIP	
	6.54F-02WATTS	
·····		
N 14		
	and and an	
23V		•
•••		•
•		
		93.
	TAL PONTR DISSIDATION OF THE OFTEN	• ••
	THE PART PARTINE PATTRE CIPULI 3.416-9194113.	
\$\$\$\$\$_RE	SISTORS OPPRATING POLYCE	
•··• ·		
VOLTS	РЦ ОРСИТР ОНСИТР 10.612 9.078	
	РЦ RS ОГСНТР ОКСНТР 10.612 9.078 1.661-02 9.086-04 1.005.003 1.006.04	
VOLTS 44P5 UHNS TE4P-C	PL RS DFCHIP DNCHID IA.612 9.078 I.A6L-02 9.00E-04 I.00F+03 I.000F+04 27.000 32.796	· · · · · · · · · · · · · · · · · · ·
VOLTS 44PS UHM5 TE4P-C #4TTS	PL RS OFCHIP ONCHID In-612 9.078 1.46L-02 9.0AE-04 1.00F+03 1.000F+04 27.000 32.796 2.76L-01 9.24E-03	
Т VOLTS Анрз Шниз Те чр-с ₩аттз	PL OFCHIP ONCHID 10.612 9.078 1.6612 9.078 1.6612 9.08E-04 1.007.03 1.008.04 27.000 32.796 2.76E-01 3.24E-03	
VQLTS ANPS UHNS TENP-C WATTS	PL RS OFCHIP DNCHID IA-612 9.078 1.46L-02 9.08E-04 1.007.03 1.008.04 27.000 32.796 2.76L-01 9.24E-03	· · · · · · · · · · · · · · · · · · ·
	PL PL PL PL PL PL PL PL PL PL	
VOLTS ANPS UMNS TENP-C WATTS	PL       PS         DFCHIP       DNCMID         IA-612       9.078         I.A6L-02       9.0RE-04         I.000F.03       I.000F.04         27.000       32.706         2.76E-01       9.24E-03	
VOLTS ANPS UHNS TENP-C WATTS 1	PL P OFCHIP DNCHID 1A.612 9.078 1.A6L-02 9.00E-04 1.00F+03 1.00F+06 27.000 32.796 2.76L-01 5.24E-03	
VOLTS Анрз Uни5 ТЕ чР-С ₩АТТ5	PL         PS           OFCHIP         DNCHID           IA-612         9.078           I6012         9.078           I6012         9.078           I6012         9.078           I6012         9.078           I6012         9.078           I6012         9.078           I601         9.27800           I7000         19.248-03	· · · · · · · · · · · · · · · · · · ·
- VOLTS Анрз Шниз ТЕ чр-с ватт5 ,	PL       PS         DFCHIP       DKCHID         10.612       9.078         1.46L-02       9.08E-04         1.001:03       1.001:09         27.000       32.796         2.701-01       9.24E-03	· · · · · · · · · · · · · · · · · · ·
	PLID       PS         DFCHIP       DRCHID         10.612       9.070         1.00f.03       1.00f.04         27.000       32.700         2.76L-01       9.248-03	
VOLTS ANPS UHNS TENP-C WATTS '	PL         P3           DFCHIP         0xCHID           10+612         0xCHID           1.461-02         0x0E-04           1.00f*03         1:00f*04           27.000         32.700           2.76L-01         5.24E-03	
VOLTS ANDS UHNS TENP-C WATTS 	PL       P3         DFCHIP       0xCHIP         1x4612       9.678         1x461-02       9.000         1x461-03       1.0007103         2x7000       3x2700         2x70b-01       3x240-03	
VOLTS AHPS UHMS TENP-C WATTS '	PLIP         DRS           DFCHIP         DRCHID           In+612         9,073           I.+6012         9,076           1.001:001         10001:001           27.000         32.706           27.761-01         7.241-03	
VOLTS ANPS UMMS TENP-C PATTS 	DPCHIP DRCHID In.612 9.0078 I.A612 9.007.00 I.A612 9.007.00 27.000 32.706 27.000 32.706 2.76L-01 9.246-03	
VOL TS ANPS UNNS TENP-C BATTS	DPCIP       DMS         DPCIP       DMS         10.612       0.670         1.661.02       0.062-04         1.000r.03       1.006700         27.000       32.796         27.761       5.262-03	
VOLTS ANPS UHNS TENP-C PATTS 1	DPCLIP       DMCMID         11×612       0.078         1×601-02       0.002-04         1×001-03       1×002-03         27×000       32×796         2×7×01       5×2×2×103	

f

													· · · · · · · · · · · · · · · · · · ·			
11	time with															

۱

196.

l

\*\*\*\*\*\*\*\*

|--|
(AMPLE 74) 1 10 C 2 MODN 2 1C 1 3 MODN 3 5 4 2 MODP 4 6 4 3 MODP 4 6 4 3 MODP 4 6 4 3 MODN 5 7 8 MODN 5 7 8 MODN 5 7 8 MODN 5 7 9 MODN 1 8 11 1K 2 7 11 50K 2 7 11 50K 2 7 11 50K 2 7 11 50K 1 0 6 12 MODN 9 12 11 50K 0 17 13 12 11 MOI 1 4 14 0 .3M 0 13A 14 14 10 M 0 13C 15 14 10 M 0 21 15 15 16 MO 0 22 16 16 17 MO 0 23 11 13 17 MC 0 4 10 15 18 10 0 1K VIN 0 19 0.0 VCC 10 0 15 VEE 11 0 -15 F=2 1P 1 100K R=1 1 10 50 5 7 8 MODN NE Y=2.0 Y=2.0 Y=4.0 X=31+0 X=26+0 X=31+0 Y=4+0 X=22.0 X=30.0 X=37.0 Y=11.0 Y=11.0 MODN X=39.0 Y=19.0 MODP MODP MODP Y=11.0 Y=11.0 Y=11.0 X=3•0 X=3•0 X=3•0 •75 MOON X=26.0 X=10.0 Y=35.0 Y=1A.0 Y=35.0 MODP MODA X= 39.0 R#1 10 40 • THRML LX=50 LY=40 A0=10 80=10 KS=•00223 KH=•0002 GH=•01 + TCS=27•0F=9 TCH=30•E=9 LXHDR=100• LYHDR=100• • MODEL MODD NPN BF=100 VA=100 • MODEL MODP PNP BF=100 VA=50 • PRINT DC V(18) V(1) • PQINT DC T(01,02) T(03,04) T(05,06) • PLOT DC T(01,02) T(03,04) T(05,06) • DC VIN -10M 10M 1M • OPTICN ACCT PDMAX=•2 IDBUG7=1 • END END



Fig. A2.3

<u>Š</u>

EXAMPLE 741				e 🛶 de en la c	
	öc	TRANSPER CURVES	والمحافظ	TENDERATURE - " AT ALL	
*******	*******	••••••••••••••••••••••••••••••••••••••			JEG C
•••			******************	***********************	
	VIIAI				
-1.0002-02	-1-162840				
-9-5000-03	-1.361E+0	1 2.6765-03			
~ 9+000F-03	-1.3616+0	2.1911-03		en an an an an an	
-8-6005-03	-1+J(1E+0)	1+683E-03			
	-1+359E+01	1 1000-03			
-7.0001-01	-1.35AE+0	1.9976-04			
-0.500E-03	-1+3376+01	-1+946E-04			•••••••••••••••••
+5-500P=01	-1+2086.401	-5.1996-05	•		
-5-0000-03	-9.6964.00	707741~05			
-4.500F-03	-A.581F+00	1.9765-04			•
-4.000E-01	-7. 10E+00	2.3285-04			
- J.000F-03		2+4H7F+04			
-2.500E-03	-4.517E+00	2.2925-04			· · · · · · · · · · · · · · · · · · ·
-2.0000-01	-J. #81E+00	1.9776-04		•	
-1.0000-01	-2.470F+00	1+527E-04			
-5.2006-04	-9.238E-01	2-6115-05			• • • • • • •
• 0.	- N. 475E-02	-5.4326-05			
	. 7 . 4076-01	-1.410E-04	· ·		
1.5005-03	2-4426400	-2.2346-04			and the second
2.00000-03	3.3116.00	-3-5626-04			
- C+ 5005-C3	4+2167+00	-4.04CE-04			
3.500003	5-1506+00	-4.3675-04		and a second	
4.0000-03	7.1178.00	-4+5368-04		:	
4.5001-03	9.1575+00	-4-3325-04			
5.0000-03	9.2445+00	-3.8975-04			
5+5000 -03	1.0385+01	-3.221E-04			
4-5002-03	1.2940+01	-242368-04		•	
7.0000-03	1.4196+01	H. 1201 -05			
7+5005-03	1+417E+01	-4.291F-04			••••••••
3.500E-01	1.4176.001	-9.2465-04			
9.000F-03	1.4176.001	-1.9281-01			
9.5000-03	1.4178+01	-2.428E-03			•
		•	•		

- ---

201.

-1

ś

.

. -

٠,

The following is a part of output file when the above-mentioned

deck is run on the program T-SPICE2A.

			I	ľ	1		:	1	1	1	1	I	1	ł	1	I	1	i	1	ı		1	1	,	,		,			•				
	204.					2000-4			•••••		•••							i.																
• •																•••																		
•			2 3 5 5			0-3000-F	. 	. <b>.</b> . ,																										
	•											.	.	·			•	!																
				Ì	.		ļ	.  -				.' 						!																
	!											[••	· <b> </b> ·.			,		;																
	:	5145-14444			10+30	10-10		.										ľ							:									
	-				00-1-	0.7-										••••	• •	!																
•	•		. 53hor) aj		Ţ	ş.											•		ŀ															
			C 111-C		3000-8	10-14				00uq												1												
					Ë,	10.1- 10						1																						
		79113		1112		1.1.6021										1000																		
103		·		. ,	ŀ		'	1	• •		• 1			I	1:	: : (	1	1.1	ſ	1	1	I		1	1			I	1	i	I	I	ł	
••••			••••••	•	~					·	<b>.</b>										<u>-</u> -	•	 		•		<b>.</b>	•••• • •	· •.		<b>.</b>	•••		
-	•••••	XAMPLE	. 741	• • •	- oc-	TRAN				••••	••••					ICE 2	·A ••		****		***	-	••••	•••	•••	• • •	127	101	• • • •	••••		•••	·•	
	•	•••••		*****		••••					****		••••	****	***			••••		••••		•,••	••••	•••	•••	***	•••	•••	••••		••••	••	•	
		41N	-02	_T.(Q) -4.18 -4.18 -4.10	92-0 12-0	~	7.41 7.41 7.35	98-1	202		96E- 12E-	02													:		•						· • •	
•••	···· 2	0.300	-03 -03 -03 -03 -03	-4.15 -4.14 -4.13 -4.10 -3.60 -2.19	5E-0 4E-0 9E-0 1E-0 3E-0 7E-0	2222222	7.34 7.35 7.35 7.30 6.71 3.46	75-1 35-1 35-1 35-1 28-1	02 02 02 02 02 02 02	4.6	09E- 02E- 79E- 95E- 61E-	02 02 02 02 02					••••••••				<b>-</b> ···• •		<b>-</b>		•	• <b>•</b> •	·• •	<b>-</b> ·					<b>.</b>	
		7.000	-C.1	9.9420 9.94 6.67 1.11	1E-0 4E-0 2E-0	15.727	7.35 9.46 2.30 3.16 3.99	42-1	200000	4.1	662- 41F- 257- 395- 055-	03									- · · · ·	• •• •			••	• ·			•	• <b>••</b> -	•••		··· •	•
• • • • • • • • • • • • • • • • • • •		1.000 7.000 6.000 6.000 5.0000 5.0000 5.0000 5.0000 5.0000 5.0000 5.0000 5.0000 5.0000 5.0000 5.0000 5.0000 5.0000 5.0000 5.0000 5.00000 5.00000 5.00000 5.0000000 5.0000000000	-03	-1:32	21-0	2	5.62			-1.49	n3E -	42																						
· · · · · · · · · · · · · · · · · · ·			-03 -03 -03 -03 -03 -03 -03 -03 -03 -04	1.34 1.37 1.22 9.26 4.82 -9.87 -9.87		2233	3.61 3.34 2.73 1.63 7.62 7.57	32-1 13F-1 13F-1 4E-0 5F-1	2202	1.45	72E- 595- 78E- 67E- 19C-	02 03 02 02 02										·	• •	•					••			• • •	••	
· · · · · · · · · · · · · · · · · · ·			-03 -03 -03 -03 -03 -03 -03 -03 -04 -04 -04 -04 -03 -03 -03 -03 -03 -03 -03 -03 -03 -03				3	32		1.5.5.7.6.2.5.7.6.9.1.1.	72E- 59E- 76E- 76E- 16E- 16E- 16E- 15E- 15E- 15E- 15E- 15E- 15E- 15E- 15										••••••••	• •••		•					•••			· · · ·	••• •••	
· · · · · · · · · · · · · · · · · · ·			- 03 - 03 - 03 - 03 - 03 - 03 - 03 - 03	1.347 1.3777 1.3777 1.3777 1.3777 1.3777 1.3777 1.3777 1.3777 1.3777			332167235678570199977512	35304592854545439218F		454762574400002005	72978	00000000000000000000000000000000000000									• • • • •			•	<b>.</b>		•	•	•••	••••••••••••••••••••••••••••••••••••••		· · · · · ·	····	

•

Ĺ

205i 1 ! . • ļ :

- ---- Stanter chart St IV. STORAT !

ļ LEGENDI. 

į

1 ( 10 ) 1 ł,

ł

-1.004-02 İ Ì . ٠ , • , . , ٠ • » • \* . . ٠ • 1 • • • > Ļ 1 ... ۶. ......... , • ٠ ٠ 

The following is a part of output file when the same deck is

run on the program T-SPICE2B. Notice there exists hardly any dif-

ference between the two results.

.... :

:

į

:

-

1

ł

i

ł

I

.....

İ

EXAMPLE 741									
	02 1	RANSFER CUR	VE <b>S</b>		·	TÊNPERATURE > 2	7.000 DEC C	-	· · · · ·
	****	*******			**********	********			•
¥IU		Y(1)					·····	• • • • • •	
-1.0008-02 -9.509[-0] -9.000[-03	-1+362E+01 	3.178P-0 2.679E-0 2.1815-0	}		······································		• • • • • • • • • • • • • • • • • • •		
-8.0005-03 -8.0005-03 7.500[-03_	-1.3612+01 -1.3602+01 -1.3592+01	1.6A3E-03 1.186E-03 							
-7.000E-03 -6.500E-03 -6.000E-03	-1.356E+01 -1.336E+01 -1.208E+01	1.997E-04 -1.942E-04 -5.156E-05		•		-		· · · ·	•••••••
	-1.0865+01 -9.4955+00 -8.5615+00	5.872 =09			•		·····		
-4.000E-03	-7.5105+00	2.330E-04		•					
-2.5000-03	-4.516E+00 -3.490E+00	2.297E-04 1.977E-04	, ,	•	• •			•	
-1.000E-03	-1.7860400 -7.240E-01						· ··	· ·	
 	-8.4752-02 7.4069-01 1.5769+00	-5.432F-05 40-23416 -2.238E-04	· · · · · · · · · · · · · · · · · · ·				•••••••••••	• · <b></b> ·	
2.000E-03 2.000E-03	2+432E+00 3+311E+00 4+216E+00	-2.959E-04 -3.563E-04 -4.03?C-04							
3.000E-0J 3.500F-03 4.000E-0J	5+153E+00 6+117E+00 7+1172+00	-4.531F-04 -4.531F-04 -4.530E-04	•	· · · · · · · · · · · · · · · · · · ·					
		-3.901E-04 -3.901E-04 -3.218E-04			****		• • •	<b></b>	
6.000E-03 	1.155E+01 1.284E+01_ 1.4194+01	-2.239E-04 9.13AE-05 8.111E-05		•	·			· • · · · · ·	
7.500F-03 6.000F-03 	1 • 417E+01 1 • 417E+01 1 • 417E+01	-4.291E-04 -9.28AE-04 -1.429E-03	•						
9.500F-03	1.417E+01 1.417E+01	-1.928E-03 -2.428E-03			•		····		·· · · ·
					·		····		
									N
		·							207.
	·			y					207.
				¥.					207.
				Ŷ			:		207.
	· · ·			<b>}</b>					207.
				<u>،</u>					207.
	• B JAN 77			۱ •••••••	28 ********			•••••	207.
00000000000000000000000000000000000000	• B JAN 77			••••••	28 ********				207.
00000000000000000000000000000000000000	DC THAT	NSPER CURVES		\ •••••••	28 ++++++++++++++++++++++++++++++++++++	19444444444444444444444444444444444444	••••• 15:18:01 •••••		207.
00000000000000000000000000000000000000	• B JAN 77 6C THAI	••••••••••••••••••••••••••••••••••••••		\$ *******T-SPICE	28 •••••••••• 	IPERAŢURE = 27.0		•••••	207.
••••••••••••••••••••••••••••••••••••••	• В JAN 77 • • • • • • • • • • • • • • • • • •	••••••••••••••••••••••••••••••••••••••	·····	\ ••••••••spice	28 •••••••••• 	IPERAŢURE = 27.0	•••• 15:18:01 •••• 00 DEG C	••••••	207.
VIN 1.000E-02 0.000E-03	• B JAN 77 • B JAN 77 • • • • • • • • • • • • • • • • • • •	NSPER CURVES	••••••••••••••••••••••••••••••••••••••	•••••••	25 ••••••••• 	IPERAŢURE = 27.0		••••	207.
XAMPLE 741	OC THAI	VSPER CURVES		\ *******T-SPICE	28 ••••••••• TL+	IPERAŢURE = 27.0	••••• 15:18:01 •••• 00 DEG C •••••		207.
XAMPLE 741 	• B JAN 77 • C THAI • C	IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	++++++++++++++++++++++++++++++++++++++	\$	28 ••••••••• 	IPERATURE = 27.0	- ••••• 15:16:01 •••• 00 DEG C ••••••••	•••••	207.
XAMPLE 741 2.44PLE	OC THAI	T(03)		******* ******* *******	28 ••••••••• 	IPERAŢURE = 27.0	••••• 15:18:01 •••• 00 D2G C		207.
XAMPLE 741 		T103) -7.416-02 -7.4092-02 -7.3996-02 -7.396-02 -7.3716-02 -7.3716-02 -7.3450-02 -7.3450-02 -7.3450-02 -3.450-02 -5.386-02 -5.316-02	4.603F-02 4.603F-02 4.609E-02 4.609E-02 4.609E-02 4.609E-02 4.609E-02 4.673E-02 4.73E-02 4.73F-02 -1.625E-02 -1.625E-02	۱ ••••••• •••••••	28 ••••••••• 	IPERAŢURE = 27.0	••••• 15:18:01 •••••	· · · · · · · · · · · · · · · · · · ·	207.
XAMPLE 741 	OC THAI OC	NSPEA CURVES		•••••••	28 ••••••••• TL*	PERAŢURE = 27.0			207.
XAMPLE 741 ************************************		VSPER CURVES	4.603F-02 4.603F-02 4.609E-02 4.609E-02 4.609E-02 4.609E-02 4.609E-02 4.609E-02 4.609E-02 4.609E-02 4.609E-02 4.609E-02 4.609E-02 4.193F-03 -1.25F-03 -1.25F-03 -1.473F-02 -1.473F-02 -1.473F-02 -1.473F-02	\ *******T-SPICE	28 ••••••••• TL+	IPERAŢURE = 27.0	••••• 15:18:01 •••••		207.
XAMPLE 741 XAMPLE 741 PAPOS - 23 9.500E - 02 9.500E - 03 9.500E - 03 9.500E - 03 9.500E - 03 9.500E - 03 9.500E - 03 9.500E - 03 1.500E - 04 1.500E - 03 1.500E - 04 1.500E -	DC THAI DC	VSPEA CUAVES VSPEA COS VSPEA COS V		•••••••	28 •••••••••• TEM	PERAŢURE = 27.0			207.
XAAPLE 741 ************************************		VSPEA CURVES 		•••••••	28 •••••••••• TLN	IPERAŢURE = 27.0	••••• 15:18:01 ••••		207.
XAMPLE 741 2.000E-02 9.00E-03 9.00E-03 9.00E-03 9.00E-03 9.00E-03 9.00E-03 1.0		VSPER CURVES T103) T4040000000000000000000000000000000000		۱ ••••••••	28 •••••••••• TEP	IPERAŢURE = 27.0			
XAMPLE 741 XAMPLE 741 2.000E -02 9.300E -03 9.300E	C JAN 77 OC TRAI C T	VSFEA CURVES 		•••••••	28 **********	IPERAŢURE = 27.0	- 15:16:01 •••• 00 DEG C		207.
XAMPLE 741 XAMPLE	B JAN 77  C Yitai	VSPEA CURVES 		۱ •••••••••	28 •••••••••• TL: ••••••••••••••	IPERAŢURE = 27.0	••••• 15:18:01 •••••		207.
XAMPLE 741 XAMPLE	G JAN 77  OC THAI	VSPEA CUAVYS T103) 7.4162-02 7.4062-02 7.39962-02 7.39962-02 7.39962-02 7.37162-02 7.37162-02 3.45962-02 3.45962-02 3.5316-02 3.55162-02		•••••••	25 **********	IPERAŢURE = 27.0			207.

.

		- 2000 ·	10-3005	••••	 		. 					.					
210.																	*
						ŀ.		,		•••							
								•   •									
	- 30% Ve3442		20-10-0		•		•	•••••	•								
	<b>x</b>			•	•	• >'   •			•								
	195-L																
			•		•		••			* * *							
	)• •••••••••••••••••••••••••••••••••••	20-5050	70-3000*														
		(10))															
		112111									•						
	• • • •							 	 					1		i  .	
209.		001															
		10-20							•••••							-	
	3 330 800*42							•									
								•									
			6			•		,• [									
	Diet-1	10.200			·			·									
		0.11															
•	STARDS BLJSW	10.783	60-140														
	· · ·	J-1-									ł						
,	Į,		10000				1000000						1				

.

÷ . :

.

: \*

:4

Q1   10   1   3   MQDN   X=37.5     Q2   10   2   4   MQDN   X=34.5     Q3   5   11   3   MQDP   X=32.5     Q4   9   11   4   MQDP   X=39.2     Q5   5   6   7   MQDN   X=39.2     Q5   7   8   MQDN   X=32.5     Q6   9   11   4   MQDP   X=32.5     Q6   7   8   MQDP   2   X=13.0     Q5   6   7   30DP   8   X=26.0     Q7   23   5   6   MQDN   X=32.5     Q6   9   11   10   23   MQDP   4   X=32.5     Q13   11   12   24   MQDN   X=45.0   Y=2     Q11   12   24   MQDN   X=45.0   Y=2     Q13   15   13   23   MQDN   X=45.0   Y=2     Q13   17   13   23   MQDN   X=32.6   Y=2	$Y = 8 \cdot 0$ $Y = 8 \cdot 0$ $Y = 12 \cdot 8$ $Y = 12 \cdot 8$ $Y = 16 \cdot 5$ $Y = 16 \cdot 5$ $Y = 16 \cdot 5$ $Y = 16 \cdot 5$ $Y = 6  \cdot 0$ $Y = 38 \cdot 0$
--	--

A2-4. dc transfer curve of a 741 operational amplifier

The following deck performs a dc transfer curve analysis for

a commercially available 741 operational amplifier shown in Fig. A2.4.

211.





Complete schematic of 741 operational amplifuer

213.

-

.

The following is a part of output file when the above-mentioned

deck is run on the program T-SPICE2A.

DC TRANSFER CURVE OF FAIRCHILD 741		
DC TRANSPER CURVES	TRADE DATING	
	***************************************	
· · · · · · · · · · · · · · · · · · ·	an ann an Anna an Anna ann an Anna ann an Anna an Anna an Anna an Anna an Anna an Anna an Anna an Anna an Anna a	
8.000F-03 1.598F=03 =1.270F.401		
7.600E-03 1.202E-03 _1.278E+01		
7.200F-03 8.094E-04 -1.2778+01		-
6.500E-03 4.191E-04 -1.275E+01		
5.0006-03 1.6000-04 -1.0076+01		
5-200E-03 1.744E-04 -1.004E+01		
4.5005-03 1.054E-04 -9.218F+00	-	
A-020F+011.94 [E=04B.A01E+00		
3.6006-03 2.0226-04 -6.7856.00		
3.200F-01 2.021E-04 -5.965E+00		
2.9006-03 1.9935-04	·	
2.4002-03 1.9386-04 -4.4022+00		
1.2000-03		
A. DODE - 04 1.464E-04 -1.796E+00		
••0008-04 1.2049-04 -5.3250-01		
	•	
4.000E-04 2.205E-05 1.056F+00		
1.2008-03 -1.0518-05 2.3907+00		
1.600E-03 - J.704E-05 3.133F+00	•	
5.000E-01E.291E-033.005E+00		
2.8005-01 -9.5686-05 5.4108.00		
3.2006-03 -1.0456-04 0.2028+00	•	
3.000E-031.078E-046.9955+00		5
- + + + + + + + + + + + + + + + + + + +		••• •
4.900E-01 -D.200E+08 G.AAAEAAA		
5.200C-0JC.055E-05 1.029E+01		
5.6000-03 -3.2366-05 1.1158+01		
5.000F-0J J.7465-06 1.202E+01		
0+30VC-03 4+630C+05 1+290E+01		

١

	•									
218										
	10124	01								
•		01 0 1 0 1 0 1 0								
	000.4	1			.   !					
										, ,
										•
••		<b>o</b>			•					
										•
	10 10 10			.						
		40 - 300 - 300								
•		01 01 01 -1	•							
										i
										:
•		00 00 00 00 00 00 00 00 00 00 00 00 00								
	14 77 7 74 100 60 70 10				355558 <b>5</b> 8					!
		1217		100 × 00 × 00 × 00 × 00 × 00 × 00 × 00	45 11 10 10 40 45 11 10 10 10 40 000 00 00 00 00 000 00 00 00 000 00 00 000 000 000 00 0000 000 000 000					
			9222222222		00000000					: .
		122ND1	544451412777751444 000003000000 0000000000 0000000000		WLLWING 123					
217.		<u>⊒</u> •• ( ⊷ ; ⊷						i 1	1	
	********	**** A JAN 77	**********							
•		CURVE OF FAIR	CHILD 741	P	, , , , , , , , , , , , , , , , , , ,	·····	····	161271		
	OC THANSTEN		NCEED. PLAN	······		TEMPERAT	IURE = 27.	000 DEG C		
•		DC TR	-WORDEN CURVES							
•		0C"TR]	T(03)	T (05)				*******	*****	
	-9.000F-03 -7.600E-03	0C TR7	-0.136E-03	1.3305-02			· ·			
		T(01) -6.0132-03 -7.9692-03 -7.9695-03 -7.9615-03 -7.975-03 -7.4772-03		T (05) 1.3305-02 1.3207-02 1.3207-02 1.3287-02 1.3285-02 1.2855-02 1.1345-02			·····	· · · · · · · · · · · · · · · · · · ·	*****	
				T (05) 1.3305-02 1.3207-02 1.3207-02 1.3285-02 1.3285-02 1.2855-02 1.1345-02 1.1345-02 1.1345-02 1.1345-02 1.1345-02 1.1345-02 1.1365-03 7.99047-03 7.99042-03				• • • • • • • • • • • • • • • • • • •		
		T(01) 	T(03) -0.136[-03 -7.040[-03 -7.040[-03 -7.730[-04 -7.730[-04 -5.9672-03 -5.972-03	T (05) 1.3305-02 1.3207-02 1.1307-02 1.1307-02 1.1307-02 1.1307-02 1.1307-02 1.1307-02 1.1307-02 1.1307-02 1.1307-02 1.1307-02 1.1307-02 1.1307-02 1.1307-02 1.1307-02 1.1307-02 1.1307-03 7.09047-03 5.971E-03 5.			. <u>-</u> -	• • • • • • • • • • • • • • • • • • •		
		T(Q1) -0.0132-03 -7.0825-03 -7.0825-03 -7.0825-03 -7.0712-03 -7.0712-03 -3.0772-03 -3.0772-03 -3.0772-03 -3.0772-03 -3.0772-03 -3.0772-04 -3.7722-04 -5.0222-04 -3.77232-04 -3.722-04 -3.722-04 -3.722-04 -	T(03) -0.136[-03 -7.040[-03 -7.73040[-03 -7.73040[-04 -7.73040[-04 -7.73040[-04 -3.040[-02 -3.	T (05) 1.3305-02 1.3207-02 1.3207-02 1.3207-02 1.3207-02 1.3207-02 1.3207-02 1.3207-02 1.3207-02 1.3207-02 1.3207-02 1.3207-02 0.6072-03 5.9712-03 5.4057-03 5.4057-03 5.6227-03 5.6227-03 5.6227-03 5.6227-03 5.6227-03 5.6227-03 5.6227-03 5.6227-03 5.6227-03 5.6237-03 5.6237-03 5.6237-03 5.6337-02 5.6337-03 5.6			· · · · · · ·	• • • • • • • • • • • • • • • • • • •		
		T (Q1) - 0.01 32-03 - 7.04 92-03 - 7.04 9	T(03) -0.136[-03 -7.040[-03 -7.040[-03 -7.73040[-03 -7.73040[-04 -7.73040[-04 -7.73040[-04 -7.73040[-04 -3.124] -5.9672-02 -2.0102-02 -2.0102-02 -1.0572-02 -6.0552-04 -5.772-03 -5.972-04	T (05) 1 · 3305-02 1 · 3207-02 1 · 3207-02 1 · 3285-02 1 · 3285-02 1 · 2855-02 1 · 1345-02 1 · 1345-02 1 · 1345-02 0 · 1025-03 7 · 0025-03 5 · 4705-03 5 · 4705-03 5 · 4355-03 5 · 4355-03 5 · 4355-03 5 · 4355-03 5 · 6215-03 5 · 6315-03 5 · 6315-0			· - · · ·	• • • • • • • • • • • • • • • • • • •		
		T(Q1) - 0.0132-03 - 7.0932-03 - 7.0932-03 - 7.0932-03 - 7.0932-03 - 7.0932-03 - 3.7072-03 - 3.7772-03 - 3.7772-03 - 3.7772-03 - 3.7772-03 - 3.7772-03 - 3.7772-04 - 3.7772-04 - 3.7772-04 - 3.7722-04 - 3.7022-04 - 3.772-03 - 4.0462-03 - 5.772-03 - 4.0462-03 - 5.772-03 - 4.0462-03 - 5.772-03 - 4.0462-03 - 5.772-03 - 4.0462-03 - 5.772-03 - 4.0462-03 - 5.772-03 - 5.772-03	T(03) -0.136F-03 -7.740F-03 -7.740F-03 -7.740F-03 -7.7579E-03 -5.977E-04 -7.7579E-03 -5.977E-04 -5.519F-02 -2.010E-02 -2.010E-02 -2.010E-02 -3.097E-03 -3.977E-0	T (05) 1.330F-02 1.320F-02 1.328F-02 1.328F-02 1.328F-02 1.3285F-02 1.3285F-02 1.3285F-02 1.000F-03 7.002E-03 7.002E-03 5.419F-03 5.419F-03 5.419F-03 5.419F-03 5.42E-03 5.42E-03 5.42E-03 5.621F-03 5.6			······································			
		T(Q1)       - 0.01 32-03       - 7.09 32-03       - 7.09 32-03       - 7.09 32-03       - 7.09 32-03       - 7.09 32-03       - 7.09 32-03       - 7.09 32-03       - 7.09 32-03       - 7.09 32-03       - 3.777 (2-03)       - 1.42 452-03       - 2.3062-03       - 1.42 52 20.04       - 3.7032-04       - 3.7032-04       - 3.7032-04       - 3.7032-04       - 3.7032-04       - 3.7032-04       - 3.7032-04       - 3.7032-04       - 3.7032-04       - 3.7032-04       - 3.7032-04       - 1.4376-03       - 1.40457-03       - 1.5377-02       - 1.5377-02       - 1.5377-02       - 1.5377-02       - 1.5377-02       - 1.5377-02       - 1.60452-02       - 1.60452-02       - 1.60452-02       - 1.60452-02       - 1.60452-02       - 1.60452-02       - 1.60452-02       - 1.60452-02 <t< td=""><td>T(03) -0.136F-03 -7.740F-03 -7.740F-03 -7.740F-03 -7.7578-03 -5.977E-03 -5.977E-03 -5.977E-03 -5.977E-02 -2.010E-02 -2.010E-02 -3.50F-02 -3.5</td><td>T (05) 1 . 330F-02 1 . 320F-02 1 . 328F-02 1 . 328F-02 1 . 328F-02 1 . 328F-02 1 . 328F-02 1 . 328F-02 1 . 328F-03 </td><td></td><td></td><td>· · · · · · · · · · · · · · · · · · ·</td><td></td><td></td><td></td></t<>	T(03) -0.136F-03 -7.740F-03 -7.740F-03 -7.740F-03 -7.7578-03 -5.977E-03 -5.977E-03 -5.977E-03 -5.977E-02 -2.010E-02 -2.010E-02 -3.50F-02 -3.5	T (05) 1 . 330F-02 1 . 320F-02 1 . 328F-02 1 . 328F-02 1 . 328F-02 1 . 328F-02 1 . 328F-02 1 . 328F-02 1 . 328F-03 			· · · · · · · · · · · · · · · · · · ·			
			T(03) -0.136F-03 -7.740F-03 -7.740F-03 -7.740F-03 -7.7536F-03 -7.7536F-03 -7.7536F-02 -2.010F-02 -2.010F-02 -2.010F-02 -3.757F-03 -3.757F-03 -3.757F-03 -3.757F-03 -3.757F-03 -3.757F-03 -3.757F-03 -3.757F-02 -3.767F-02 -3.7777F-02 -3.7777F-02 -3.7777F-02 -3.7777F-02 -3.7777F-02 -3.7777F-02 -3.7777F-02 -3.7777F-02 -3.77777F-02 -3.7777F-02 -3.7777F-02 -3.7777F-02 -3.7777F-02 -3.7777F-02 -3.7777F-02 -3.7777F-02 -3.7777F-02 -3.7777F-02 -3.77777F-02 -3.7777F-02	T (05) 1 . 330F-02 1 . 320F-02 1 . 320F-02 1 . 328F-02 1 . 328F-02 1 . 328F-02 1 . 328F-02 1 . 328F-02 1 . 328F-03 . 6 . 378F-03 . 6 . 4 . 9 F-03 . 6 . 3 . 18 F-03 . 6 . 3 . 18 F-03 . 6 . 3 . 18 F-03 . 6 . 3 . 18 F-03 . 6 . 3 . 18 F-03 . 6 . 3 . 18 F-03 . 7 . 6 . 2 F-03 . 6 . 3 . 18 F-03 . 7 . 6 . 2 F-03 . 6 . 3 . 18 F-03 . 7 . 6 . 2 F-03 . 7 . 6 . 2 F-03 . 7 . 6 . 2 F-03 . 7 . 6 . 2 F-03 . 7 . 6 . 2 F-03 . 7 . 6 . 2 F-03 . 7 . 6 . 2 F-03 . 7 . 6 . 2 F-03 . 7 . 6 . 2 F-02 . 3 . 7 . 6 . 2 F-02 . 3 . 7 . 6 . 2 F-02 . 3 . 5 . 6 F-02 . 3 . 5 . 6 F-02 . 3 . 5 . 6 F-02 . 3 . 5 . 6 F-02 . 3 . 5 . 6 F-02 . 3 . 5 . 6 F-02 . 3 . 5 . 6 F-02 . 3 . 5 . 6 F-02 . 5 . 6 . 7 F-02 . 5 . 6 . 7 F-02 . 5 . 6 . 7 F-02 . 5 . 6 . 7 F-02 . 5 . 6 . 7 F-02 . 5 . 6 . 7 F-02 . 5 . 6 . 7 F-02 . 5 . 6 . 7 F-02 . 5 . 6 . 7 F-02 . 5 . 6 . 7 F-02 . 5 . 6 . 7 F-02 . 5 . 6 . 7 F-02 . 5 . 6 . 7 F-02 . 5 . 6 . 7 F-02 . 5 . 6 . 7 F-02 . 5 . 6 . 7 F-02 . 7 . 7 . 7 . 7 . 7 F-02 . 7 . 7 . 7 . 7 . 7 . 7 F-02 . 7 . 7 . 7 . 7 . 7 . 7 . 7 . 7 . 7 . 7			······································			

. . . . . . .



TPANSIENT ANALYSIS OF VO	ILTAGE REGULATORNATIONAL	NEWTON-RAPHSON
11 1 2 4 MODN 2.25	X=5.00 Y=16.8	
72 4 5 6 MODN 2.0	X=1202 Y=1400	
03 7 6 0 MODN 6.0	X=20.0 V=11.3	
04 8 7 10 MODN 6.0	X=26+0 Y=11+30	
75 9 10 11 MODN 7.0	X=35+6 Y=11+3	
06 17 2 8 MODN 2.25	X=51+0 Y=10+0	
07 12 9 13 MODN 2.25	X=40.8 Y=11.3	
Q8 12 13 0 MODN 2.25	X=43+3 Y=11+3	
09 14 14 0 MODN 2.25	X=48+0 Y=5	
010 0 12 15 MODVP 6.15	X=62.0 Y=27.3	
011 16 3 1 MODLP 3.0	X=50+7 Y=21+0	
012 3 3 1 MODLP 3.0	X=46.4 Y=21.0	
Q15 1 16 17 MODN 17.5	X=77.4 Y=42.0	
Q1601 1 17 18 MODN 18.0	X=9-3 Y=42-0	
91603 1 17 20 MODN 18.0	X#15+8 Y#42-0	
Q1605 1 17 22 MODN 18.0	X=22+5 Y=42+0	
91607 1 17 24 MODN 18-0	X=29+0 Y=42+0	
91609 1 17 26 MODN 18-0		
01611 1 17 28 MODN 18-0		
01613 1 17 30 MODN 18-0		
01615 1 17 32 NODN 18-0		
01617 1 17 34 MODN 18-0		
R1 3 4 30K		
82 4 5 1.9K		
83 5 7 26.0		
RA 6 0 1.2K		
R5 10 0 12-1K		
B7 A 6 17 74		
DA 13 1A AV		
PO LE 12 AM		
010 14 18 eso	X=33+5 Y=16+0	
	X = 50.0 Y=20.0	
DIANI 10 2 7.4	X=23+0 Y=26+5	
	X#9+3 Y=42+0	
	X=15.8 Y=42.0	
01407 94 9 3 8	X=22+5 Y=42+0	
	X=29.0 Y=42.0	
01411 20 2 307	X=35+6 Y=42+0	
	X=51+0 Y=42+0	
	X=57.5 Y=42.0	
	X=64.1 Y=42.0	
	X=70+8 Y=42+0	
HID 2 0 2007K	X=69+0 Y=6+7	
ANDEL NOON NPN BES100 1	5= 1.E-15 RB=300 RC=260 VA=20	0 PE=+65 ME=+5 PC=+5 MC++3
A MCA T	5=1+5E-15 R8=200 RC=25 RE=27	0 VA=50 PE= 65 ME= 3 PC= 4
v ¬u≖ø3		

•MODEL MODVP PNP BF=50 IS=1.5L-15 RB=100 RC=100 RE=270 VA=80 PE=.65 ME=.3 PC=.5 MC=.3 IOUT 2 0 PULSE(IM 1.5 OUS 10US 10US 10MS 20MS) •PRINT TRAN V(2) V(8,9) V(11) •PRINT TRAN V(2,0) V(10) V(10,11) V(2,8) V(9,13) V(13) •PLOT TRAN V(2) V(9) V(7) V(10,03) T(07,03) T(07,03) T(08,03) T(06,03) •PLOT TRAN T(03) T(02,03) T(04,03) T(07,03) T(07,03) T(08,03) T(06,03) •PLOT TRAN T(02,03) T(04,03) T(05,03) T(07,03) T(08,03) T(06,03) •PLOT TRAN T(02,03) T(04,03) T(05,03) T(07,03) T(08,03) T(06,03) •PLOT TRAN T(02,03) T(04,03) T(05,03) T(07,03) T(08,03) T(06,03) •TRAN 100US 10MS •TRAM LX=86 LY=58 A0=7 R0=100 KS=.00223 KH=0.00800 GH=.02857 •DPTION ACCT POMAX=2.0 IDBUG7=1 IGRID=1 •END .END 26 38 88 1.58000E+01 2.90000E+01 4.35000E+01 5.75000E+01 7.08000E+01 5.80000E+01 39 5-80000E+01 5-80000E+01 40 40 41 42 43 44 5. 800008+01 5.80000E+01 3.87000E+01 8.6000E+01 8.6000E+01 6.90000E+01 6.30000E+01 5.60000E+01 2+00000E+01 45 46 47 48 Ô. 0. 3.60000E+01 1.58000E+01 2.28000E+01 3.20000E+01 49 50 51 4.00000E+01 1.00000E+01 1.77000E+01 3.80000E+01 5.00000E+01 5.45000E+01 7.08000E+01 2.65000E+01 2.73000E+01 2.08000E+01 1.42000E+01 1.59000E+01 1.70000E+01 1.77000E+01 1.43000E+01 60 61 62 63 65 65 65 65 65 7 1.62000E+01 1.62000E+01 1.62000E+01 B.50000E+00 A.20000E+00 7.50000E+00 3.90000E+00 69 69 70

6.20000E+00

ډ

7123456789012345678	74		000F 000E 000E 000E 000E 000E 000E 000E	+01 +01 +00 +00 +01 +01 +01 +01 +01 +01		900 000 610 800 000 000 500 500 500 500 50	00E+0 00E+0 00E+0 00E+0 00E+0 00E+0 00E+0 00E+0 00E+0 00E+0 00E+0 00E+0 00E+0 00E+0 00E+0 78		34	6	79	7	80	8	6 1	9
1126766556755347895109334561555 6222262769334561555	841556555665367565801143890017 26622 673367445541	12 5268768297624389760 5268768297624389760	44 576268 2855311111 1 1	133656436666273762120837889981 2726 88715533889981	46 39 56 53 57 64 67 50 50 39 60 59 50 39 60	148576348665 49 41	45 38 5 5 6 5 6 6 7 3 3	1266656656	35754546664	16 26 .	<b>†</b> 2	17	88	18	43	19
374 155988118007757 6259881807757	187 629286210912 662625362722	5735264750908947867 66750908947867	2024 871 674 872 875 5313 44	41 457 23 263 9 57 263 9 57 10 55 27 10 55 2	42 376 22 65 64 870 60 56 36											•
3782467935121904588121189572122662263	411339017666523114341250099886447 22389017665523114341250099886447	4711112853485551 665185152266 8	36419367 164590592689682035133 2411457438518536621152	340 436 8 5 3866517401146532	1345 45170076924 15319 79	52 50 18 33	87	•								

.

.

223.

Э

82 10 83 36 20 42

224.



_					00	
26	~	6	63	25	82	7
	ž	ž		5.		•
10	2	•	83	71	_	
- 5	28	29	69	71	8	
83	69	70	8	72	84	47
ā	37	71	47	àš	ÄÄ	
	~ ~ ~	<u> </u>	71	0.5	32	
48	52	75	13	12	-74	
73	75	12	37			
52	1	22	73	76	74	
22				•••		
22		/3	10			
22	2	79	76	78	- 34	
77	76	34				
44	àň	2	77	34		
				34		
81	07	00	r 9			
7	82	4	67	80		
68	. 6	83	7	Â1		
40	ž					
04		92	<b>71</b>	94		
83	71	47				
72	27	9	46	59	21	
21		58	87	76	ÃĂ	
51	22			33	~~	
	- 7 C	53	43	88		
	87	43				

226.



The following is a part of the resultant output file when the

227.

above-mentioned deck is run on the program T-SPICE28.

÷,

230. \*\*\*\*\*\*\*\*\*\*\*\*

NC+TON-RAHISON TRANSIEME AMALYSIS DF VOLTASE HEGULATON ---MATIONAL

NUSHAVE-NUJAJN

----IAF CONAL

TRANSIENT ANALISIS OF VOLTAGE REGULATON

ì

TRANSLENT ANALYSIS

1

ł

229.

÷ DEG C

27.300

•

ゴロリトオコートアリ

164769Afual • 27.000 DEG C TRANSIENT ANALYSIS.

11001

T ( 04 ) 11021

16937

WIL

i

(6117

151,614

VI 2,61

VI 10, 111

V(7,10)

101

V(5,61...

1146

÷

T

;

ł ł

11351

11031

1(47)

:

1 i

i ł 

i

į

!

÷

i

i i Í

i

;

:

:

ł : : ! ł I 

1 i Ì

;

1.--

10-3000\*6 232. ............. 27.000 DEG C : erreserverserverserverserverserverserverserverserverserverserverserverserverserverserverserverserverserverserver ł FEMPERATURE . : • NEW TON-GAPHSUN į... 1 TRANSIENT ANALYSIS OF VOLTAGE REGULATUR ---NATIONAL ; TRANSIENT ANALYSIS i 1 ì ð i 1103) İ ÷ 1-000E-04 TIME 11021 LEGENDI 1 i : . . . . . . . . . . . . . . . . i 231. 1 1.2005-01 1.2005-01 1.2005-01 1.2105-01 1.2105-01 1.2306+30 1.2306+30 1.2400 1.0064.00 [.1.1064.00 [.1.104.00 [.1.127.00 [.1.1205.00 **`**, ] 56161100 1. ļ ÷ TENDERATURE .. 27.000 050 C i 1 • . i ï ļ ٠ NU SHOW HADIS IN ļ 1.2106.000 **1** 433333333333 THUSISME ANTERNO OF VOLTARE HEGGEAUTH THISMAR ×; ; ..... •••• • | ť ł TRANSTENT ANALYSTS İ i ----- 3\*980E+00 00-3166-00 -----(^) -----(1)-----1217 . i 1 40-1000 10000 10000 10000 10000 TIME LECEND: Ì ł ; i ł 1 1



# A2-6. dc transfer curve of LM199 TSS clrcuit

The following deck performs a dc transfer curve analysis of a temperature stabilized substrate circui as an ambient temperature is changed from -50°C to 100°C with a temperature step of 10°C. The schematic of the circuit is shown in Fig. A2.6. Notice in this case IGRID = 1 is specified in the option card. The data following .END card is the deck punched by T-SPICE2C and contains information concerning thermal network formed by T-SPICE2C.

234.

 $\mathfrak{A}$ 

DC TRANSFER CURVE OF TSS	LMAOD	
Q1 1 3 0 MCDN 9.0	X=51.0	Y=45.0
02 3 2 1. MODP 1.C	x=45•0	Y=28.0
03 11 11 1 MPDN 1.0	X=45.0	Y=28.0
Q4 2 4 0 MODN 1.0	X=33•35	Y=30.25
05 6 7 13 MODN 14.5	X=33.0	Y=42.0
05 7 8 0 MODN 1.0	X≈ 25• 2	Y=44.0
Q7 9 / 12 MCDN 2.0	X=16•9	Y=30.2
09 9 9 11 MODP 1.0	x=5•0	Y=40.0
Z1 11 6 6.3 TC=2M	X= 30 • 0	Y=30,2
P3 4 6 20K	X=25•2	Y=39.3
P6 6 0 2K	X=25•2	Y= 39. 3
97 13 0 450.	X=20•0	Y=48.0
FB F 7 2.4K	X=25•2	Y=44.0
F9 12 0 2.6K	X=16•9	Y≃30•2
S10 10 11 10K	X=7•0	Y=48.0
014A 2 9 10 MODP 5.0	X=17.0	Y=40. C
0148 9 9 10 MODP 3.0	X=17.0	Y=40.0
P11 3 0 30K	×=50.0	Y=35.3
012 25 16 14 MODN 200	X=31.1	Y≃16•3
013 16 18 24 MODN 2.0	X=23•1	Y=31.0
014 21 22 20 MODN 1.0	X=23o 1	Y=16+1
Q144 22 21 25 MODP .5	X=23.1	Y=16+1
0158 21 21 25 MONP .5	X=23•1	Y=16.1
015 23 23 22 MODN 1.0	X≃5•75	¥=30•75
018 16 17 24 MODN 1.C	x=45.0	Y=16.0
019A 16 10 20 MODP 1.0	X=10.5	Y=23.0
0198 19 19 20 MODP 1.0	X=10.E	Y=23+0
22 22 24 6.3 TC=2M	X=14.3	Y=15.8
73 23 24 6.3 TC=2M	X=5.75	Y=30.75
012 1ª 24 F.O.	X=49.5	Y=12.2
F13 15 17 10K	X=49.5	Y=12+2
P14 19 24 101EK	X≈27•0	Y=23.0
P16 18 19 10.5K	X=27.0	Y=23.0
PFET 25 23 50K		
PFXT 25 11 20K		
01101 25 14 15 MOON 4.0	X=5+5	Y=7.8
01103 25 14 15 MODN 4.0	X=9.9	Y=7.8
0110F 25 14 15 MODN 4.C	X=14.3	Y=7.8
01107 25 14 15 MOON 4.0	x=18.7	Y=7+5
01109 25 14 15 MCON 4.0	X=23•1	Y=7.8
21111 25 14 15 MODN 4.0	X=27.5	Y=7•8
01113 25 14 15 MOON 4.0	X=31.9	Y=7.8
01115 25 14 15 MODN 4.0	X=36+3	¥=7•8
01117 25 14 15 MODN 4.0	x=40•7	¥=7.eB
01110 25 14 15 MODN 4.0	X=45+1	¥=7e8
01121 25 14 15 MODN 4.0	X=4905	¥=7e8
VCC 25 0 15+0		

• :

.

VFF 24 C -15.0 MODEL MODN NON RE=100 IS=1.F-15 FB=300 RC=250 VA=20C MODEL MODD DNP PF=15 IS=1.9=15 RB=200 PC=25 RF=270 VA=50 THPML LX=5 LY=53 A0=10. R0=50 KS=2.23E-03 KH=4.5E-04 TCS=2.F-09 +TCH=2.F-09 GH=.006 LXHDP=110 LYHDR=106 OP PRINT PC V(11) V(11.6) V(6) V(18) V(22) PPINT PC T(21) T(04) T(013) T(01101) T(01111) T(01121) PLOT DC V(11) V(11.6) V(6) V(18) V(22) PLOT DC T(21) T(04) T(013) T(01101) T(01111) T(01121) PC TAPM -5C 100 L0 OPTION ACCT IDBUG7=1 IGRID PDMAX=.1 TOP=107 23 62

23	62												
38	A°000002+00	5.30000E+01											
40	2.100005+01	5.30000E+01											
40	3-900C0E+C1	5.30000E+01											
41	5-00000E+01	5.30000F+01											
42	2. 800005+01	5.00000E+01											
~ <u>`</u>	3-90000F+01	5.00000E+01											
	5-50000F+01	4-60000E+01											
A 6	5-50000F+C1	3. 70000E+01											•
	4-50000F+01	3-800005+01											
40	<b>48</b> ,00000,001	4.20000E+01											
	0.	3.28000E+01											
	0.	2.08000E+01											
60	2,00000000000	2. 30000E+01											
a .	3-30000F+01	2-30000F+01		-									
	F. 50000F+01	2.50000F+01											
6 2	3-6300CE+01	1.50000E+01											
E A	7-000C0F+00	1.60000F+01											
ġ.e	0.	1.10000E+01											
56	5-500005+01	1.10000E+01											
<b>47</b>	4.51CCOF+C1	0.											
58	3.63000F+01	0.											
ŚĢ	2.75000F+01	0.											
60	1. A7000F+01	0.								•			
51	9-90000F+00	9.											
62	2. 80000E+01	5. 30000E+01				-		•	80	0	50	10	5
1	47 2 48 3	49 4 55 5	34	. 6	ć i	. 4	<b>DU</b>		40	10	62	2č	i
11	34 12 56 13	52 14 45 15	44	16	36	17	41	10		17	02		
21	30 22 37 23	47	-										
R	6 5 5	5 5 6 6	- 7										
ج.	7 5 A A	6 7 6 6	2										
÷.	r 5 5 5	5 5 4 6	2										
~	6 7 3 3	2 3 4 4	-										
٩	7 6 4 4	6 4 4 5	b b										
6	r 7 6 4	4 5 5 5	2										

.

2

ι γ

٩

٠.

÷

-

Ø

:

238.



The following is a part of resultant output file when the abovementioned deck is run on the program T-SPICE28.

ゆ

1

239.

			•••••••••••	•••••••	10F 2P 0000000000000000000000000000000000
PC TO ANNU FR	CU-VE (1 155)	L'440N *			
•	DC 1"	ANSFED CULV	5		TENHI (41 + 77+000 +
****	** * * * * * * * * * * * * *	** ***** ** ** * *	• • • • • • • • • • • • • • • • • • • •	********	and a second and a second a second a second a second a second a second a second a second a second a second a s
TAP I	V(11)	V(11,4)	V(C)	VERS	V(22)
- 5.010' +01	6.#70E+CO	6.1401.00	1.0175-41	-1-540(+3)	- 1. 51 /5 +0.0
-4.035.001	5.4/0_100	6.4107.460	3. 49/1 - 01	-1.451 +31	- 4- 51 - 1 + 0 0
- 3- 06 11 + 21	t.#707+30	0.480 +00	3.6951-01	-1.4491.401	- 4 1. 4. + 60
-5-00-2-01	e	6.4PU3+00	3-4041-01	-1.44712+01	- 8+ 51 // + 00
-1.000000	1 W C U	_ \$.480F+00	うっとう ボーウト	-1.4470.+01	- 4,51 15 + 60
u.	1.0.4.00	<b>0.4</b> 440.460	7**3.5*91	- 1 • 44 81 + 31	ー ひゃたま げ チカリ
I . DUDE I HI		0.405 100	1.8411-01	- 1.44 01 + 71	- 4. 11 4. 4. 11
2.0301.031	6. 146 . ac	6.4007+00	1. 1901 -01	-1.4414 +31	- 1- 1 41 + 00
74206. 101	5	- 6.440110	1. 11 4 11 - 41	-1.44 *** + );	- 0 * + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 +
8.0CA 101		0. 1. 11 1. 1	1.4.1.01	-1.4.0 +01	- 4. 51 - 4.00
		6.3411.00	1.11.1.01	- 1	
		<b>1.4 1 1 1 1 1 1</b>	1. 0 01		
		G & W / 1 / 4 / 9	1.0.441 - 01		- 4. 41 71 + 60
6. 1001 4.14			3	- 1 - 9 4 11 - 13 1	- 4+ 61 71 +00
********		n	1.06/1-01	- 1 - 4 - 47 + 3 - 1	······································

\_\_\_\_\_ .

# 

FENRLHATURE :

21,000 065 6

# OC THANSIER CUTVE INF TSS ENGOD

...

OC THATASER CONVES

· · · · · · · · · · · · · · ·

· · · · · ·

١

· - -

1 - 17	((71)	TIQAJ	T(013)	710110	3 110111	5110112
			1 • 10 47 • 0.2 1 • 16 45 • 0.2 1 • 16 45 • 0.2 1 • 16 45 • 0.2 1 • 17 0L • 0.2 1 • 17 0L • 0.2 1 • 17 16 • 0.2 1 • 17 16 • 0.2 1 • 17 16 • 0.2 1 • 17 16 • 0.2 1 • 17 16 • 0.2	1.2295+02 1.2255+02 1.2217+02 1.214F+92 1.215E+02 1.215E+02 1.209F+02 1.209F+02	1, 2::40 + 02 1, 2::50 + 02 1, 2::57 + 02 1, 2::57 + 02 1, 2::51 + 02 1, 2::51 + 02 1, 2::51 + 02	1 + 22 67 + 3 1 + 22 57 + 5 1 + 22 01 + 5 1 + 21 51 + 5 1 + 21 51 + 5 1 + 21 51 + 5 1 + 21 51 + 5 1 + 20 51 + 1 1 + 20 51 + 1
8.3337 (1 5.300 (3) 6.6136 (3) 7.3146 (3) 7.000 (0) 7.000 (0) 1.000 (02	1 + 1 / 11 + 62 1 + 1 / 11 + 63 1 + 1 / 11 + 63 1 + 1 / 147 + 63 1 + 1 / 147 + 63 1 + 1 / 147 + 62 1 + 1 / 147 + 62 1 + 1 / 147 + 62	1+172(+02) 1+173(+02) 1+173(+02) 1+173(+02) 1+174(+02) 1+174(+02) 1+174(+02)	1+1720+02 1+1730+02 1+1730+02 1+1740+02 1+1740+02 1+1750+02 1+1760+02	1.7021402 1.1997402 1.1997402 1.1975402 1.1975402 1.1895402 1.1895402 1.1895402	1.2152+02 1.2157+02 1.207+02 1.207+02 1.1057+02 1.1057+02 1.1057+02	1 + 23 JF 1 + 13 JF 1 + 19 J 1 +

Ù

•

.

•

Ø

file

DC THANSTER CUNVE OF TSS I HADD	
THUS HATURE STATES	
······································	
C GEAN) ;	
	9
TANN TANK VELED TO TANK AND A	
[+1	<b>9</b>
(4) ····································	
(v)	• : 2
	- 2 .
	• 7 •
(1)	• > ;
- 4. 6001. 401 5. 4701. 400 - 3. 6000. 431 5. 4701. 400	
1.000 + ++1	
3.0001101 0.4051001 0.00 4.0002101 0.405100 5.0002101 0.405100	
	243
٠٠٠٠٠	243.
	243.
۲۰۰۰	243.
ν 	263.
	243.
ν 	2433.
ν 	2433.
LESEND:	<b>243</b>
LESEND: LE	2433.
	2433.
••••••••••••••••••••••••••••••••••••	243.
Image: State (Unit 1)     Image: State (Unit 1)	2 <b>4 3</b> 3
LESEND: LES	
	1 + 0 2 1 + 0 2 1 + 0 2 1 + 0 2 1 + 0 2
U   1     UC Transfee Cueuc (nr 155 Liaco)   00     OC Transfee Cueuc (nr 155 Liaco)   00     UC Transfee Cueuc (nr 155 Liaco)   00     U   00 <td></td>	
Image: Second	
Image: Sector	   

.

.

-

•

•

244

## 

DC THANSFER CURVE OF TSS LAADD

SMALL SIGNAL BIAS SOLUTION TEMPERATURE = 27.000 DEG C

.

### 

NUNE	VOLTAGE	NODE	WUL TAĜE	NODE -	" VOL TAGE	NOOL	VALTAGE	if GN	V 16 * \$ 15
		(- 2)	. 5+9279E+00	s	. 4+ 361ME-01	. 6 41	3+65411-01	( 61	N. NN 17 - NL
( 71	1.01944-31	( ()	2-64101-01	( 9)	6.47151+00	1 101	4. 171 . 137	( 11)	1 . in 1 . i . i .
		1131	9.7001E-03		10+39846+01	( 15)	-1-4911-+91	1 161	- 4 + 3 12 21 + 74
( 17)	-1.47110+01	( 18)	-1.44845+01	( 19)	-9.72945+00	1 201	- 4.01202433	1 211	*********
L 221 .		23.L.	-9+5203E+00	( 24)	1+50005+01	( 25)	1		
*1008	TE SPERATURE	NODE	TE MP/ RATURE	NOOL	TEMPLOATURE	NONE	TENHE SATURE	·101.	t and cat and
· · · · · ·	1.16265+02	( 2)	1.15608+02	( ))	1.154HL+02	( 4)	1.17236+02	6 11	1-1-1-1-1-22
( 6)		_1. 7).	1+14311+02	. ( 8)	1+14500+02	( ))	1 + 1 - 0 - 0 + 0 p	1 101	1+17111+12
( ) )	1.171 7 +02	( 17)	1.14576+02	6 131	1+15856+02	( (+)	1-1-11-64	( 1.5)	1 • 1 • 7 7 • 7 • 7 •
			1.20236+02	. ( 19)		( (5))	1+14+11+0+	1	111414141432
( ( )	1.20335+02	( 22)	1.20971+02	( 2 1)	1.21266+02	1 243	1.0110.7.01	0.251	1 <b>- 117</b> ( , <b>1</b> - 11
1.241		(_47)	1.2154E+07	. ( 28)		1 201	1421-011-002	1 101	3 + 13 + 37 + 12
( )))	1.20046+02	( 32)	1.17266+02	( 1.5)	1.19/11/02	[ 36]	11110226-602	6 14.1	1
				. (. 38).	1+1514 +02	( 34)	1+15420.002	()	6 • 1 · · • • • • • • • •
( 41 )	1 + 150 JE + 72	( 42)	1.15556+02	( 43)	1.1.1.1.20+02	( 44 )	1+15236+02	6.45	1-15-12- +35
			1.155JE+02			( 43)	1.1/11.1401	C 308	1.1.1.1.1.1.1.2
( 51)	1.18316+92	( 52)	1.17096+02	( 53)	1.1744E+02	( 54)	1+1+0-1L+C2	1.5.4	2.1.1.1.1. <sup>2</sup> .1.1
	1.19176.192			( \$9)_	1+20576+02	( 59)	1.101.71.40.	6 6 8 1	11201 112
	1.20150+02	( 62)	1.15468+02	( 63)	1.11716+02	1 04 1	1.11 13- 407	1 × 3	1.1155

\_\_\_\_\_

-

.....

D

245.

	1.1.120.00.	( 70)	1.1211-132
( 713 1.11176+92 ( 72) 1.11518+92 ( 73) 1.12036+02 ( 74)	1+11:5 vr +0.2	1 751	1.111.11.11.12
	1-12491+02	( 90)	1.1177 +3:
1 M11 1-1222E+02 ( 821 1-1212E+02 ( 831 1-1212E+02 ( 941	1+12336+02	1 451	6 . 1 . 4 . 5 . 3 .
L. 90	1+12551+02	( 49)	1+12434+32
( 41) 1+1240E+02 ( 92) 1+1227F+02 ( 93) 1+1213[+02 ( 94)	1+12051+03	( 73)	1 • 1 2 3 7 • • 1 2
	1.10421.00	(100)	1.10.11.12
(101) 1.1113E+02 (102) 1.1106E+02 (133) 1.1094F+02 (104)	1.1127.+02	(105)	1.1117-02
	1+11222+02	(110)	1.1151
(111) 1-11966+32 (112) 1-12286+02 (113) 1-12276+02 (114)	1+1170L+G2	(115)	1.12477+72
	1.1211-02	(120)	1-12345+32
(121) 1+1246E+02 (122) 1+1240E+02 (123) 1+122 7+02 (124)	1 • 1 1 1 1+ • 02	(125)	1-10/37-02
	1.11106+02	(110)	1.1077-+32
(11) 1.10936+02 (132) 1.10786+02 (133) 1.10366+02 (134)	1.10211+02	11313	1.03125402
	1.10116+02	(140)	1.19475.12
(141) 1+1026F+02 (142) 1+1 C69E+02 (143) 1+1097E+02 (144)	1+10-11+02	(1=5)	2.7512.+31
(14512.7CDUL t01			

(a)

5

-----

5.02E-01 #4115

27.000 -----------

VULTAGE SUURCE CUPRENTS

NAME CUANENT \_\_\_\_\_ .

VLF. 1.7055-02

TUTAL POREA DISSIPATION OF THE ENTINE CHUIT SAITLOINATTS

------

and a second second second second second second second second second second second second second second second . . . . .

<u> </u>	- núcutb "	UNCH[P	H7 ONCHEP	H" ONCHIP	H4 DNCHLP	RIO	HTT ONCHTP	UN MEP	- 1.1	346.04
VELIS	001	• 149	.010	.00h	.010	01.4	3t f .		•• 200	
_ ANPS	- 3.970-60	1 • 9 • 1 - Q • _	2.148-05	2+561-04	6 - 1 55 06	-0.7:1 -00	1.450-05	1.11.4.2		a
()++45	2.001.04	2.00E+0J	4 +50F + 62	2.405+33	2+001+03	1.00F+U4	3.001 +04	6.30.405	teca ese	1.1
TENP-L	114+456.	. 1144546	115.104	115.474	117+201	115.341	110.144	11.4.41.1		
	J.0 JL - 11	7.5(1-05	2.091-07	1 • 5 7E - OH	9 • 941 - 08	4.591-07	r . JAL - CP	1.136-01		
·• • · ·	HIS - BNCHLP	BICT OFCHIP	NE>1 OFCH1P	•						
VOLTS			8+131	····						
AND	-4.5 JE-04	4.705-04	4 + 071 - 04							
0H45			2.00F +04_							
1640-C	110.495	27.000	27.000							
WATTS	5+106 <u>-0</u> 3	_Lelif=92	3.315-03	• • • • • • • •		··· ·• ·				

-----------\*\*\*\* RIPOLAR JUNCTION TRANSISTOR OPERATING POINTS 07 OT .,c ..... .1 . 1 MON MOD MC-3N MON MON MON MON MON MON MON MODEL HODE DHCHLP 140414 41.30 1.30E-06 -9.55E-07 1.76E-06 J.89E-08 2.13E-07 2.355-09 4.27E-09 -J.59L-07 -2.44E-07 -1.2/E-77 1.5 \_\_\_\_tC\_\_\_\_1+61±t04\_t1+04\_t1+004\_1++76f=04\_\_4+27E±04\_.2+13E±04\_.2+13E=06\_\_6+11E=06\_=5+37E+00\_=1+1+17E=00\_=04 •4 IQ -•431 •511 •360 •352 •3//M . 37 3 -. 39 4 . 113 \*\* 1 1<sup>4</sup> -----5. 922 ----- 54973----C. VCF . 5 . 5 5.134 6.J59 -5.922 .511 5.927 . '79 .302 6.456 -. 110 -. #7 7 - 6 . 1 3 -143-033 10-000 15-3-1 J15+402 117+110 117+110 117+186 115+879 TEMP-C 20.132 117+201 114+5+7 116+301 116+105 .000 . 000 4.412-01 4.765-04 8.255-03 1.412-04 6.375-04 7.018-05 1.515-04 1.607-94 1.6145-93 1.994-0 . 000 64 1+2+5+05 1+441+06 1+13E+06 4+07E+07 8+051+06 7+576+07 1+10++07 مرواوة وي المردون والمروان المروان والمروان ( eq. 0. 0. 0. 0. 0. 0. с. 0. э. 0.. v. > 7 7 7.605+10 7.58E+15 M.JEF+10 2.29E+15 1.01E+16 1.12E+15 2.07E+15 2.09E+15 1.01E+15 1.01E+10 1.20E+15 \_\_\_\_\_

۱

247

1

ත

	914	013	014	016A	0100	016	914	11104	-3 8 314	111.71
MODEL	NUDN ONCH I P	NUON UNCHIP	HOUN DNCHIP	MUDP ONCHIP	NOUP DNCHIP	HOUN GNCHIP	MIDN UNCHTP	NOUP 200 H1 P	N JOP UNCHI II	103N DN21110
10		A COL. 06.			-5-126-08.	7.70E-14.	-1.540-09	-2.52 -05	-2.571-0.	1+111-35
16	1.250-04	4.102-04	0.56F-04	-4-110-04	-7.07E-04	-7.15E-12	3.770-04	-4.102-3.	-1.011-14	1.24.05
.vd <b>e</b>						T+000	089	657	= > ?	• 256 •
VOC	-20.988	502	-22.474		0.	0.	948	+•143	0.	-29. 34 1
	29.189					006_		-4.899	657	27. 111
BETADC	125.724	100.230	111.708	21.747	14.995	92.835	-2.467	10.200	14.934	115.112
LENS-C						1.10.049.	118.937	540+011 .	110.002	120. 327
NATTS .		.000	. 0 20	.019	.001	.000	.000	.002	.000	. ) 14
5 M	1.205-03	-1 .225-02.	_2.52E=02_	_2.J9E-02.	- 2.208-02.	J.58E-14.	2.045-08	1.22E-02	1.1-1-25	3.31(-72
Ret	3.046+04	8.23F+03	4.405+03	4.08E+02	0 .6 2E +02	7.10E+10	4.50£+09	1+336+93	1 . 24F +0 3	3+11++1
to	1-016400	-A .08E 105.	-2.506.05-		- 6.512+04.		0.322+0A	1.326+05	1.235+03	1+77E+35
срі і	۰.	0.	0.	0.	o.	٥.	0.	0.	0.	٥.
CMU	<b>0</b>	_0					0	0.	0.	υ.
						- 00 1	92.923	14.245	14.344	114.014
RETAAC <del>FT</del>	114.436 <u>5.895+16</u> .	••••••••••••••••••••••••••••••••••••••	-4.028+17.		J+60E+1Z-	5.692+03.	3.290411	1.942+17	1+442+17	6.37f +17
RETAAC PT	114.436 	100.239			J-60E+1Z-		. 3.290 411	1.942 + 17	1.4447.017	o.j7f +17
RETAAC P.T	114.436 	100.234				- 5.692+03.	01115	01117	1.097.017 01117	5.37(+17 31121
RETAAC	GI 103	100.234	01107		01111	41113	01115 000000	01117 01117 01117 01117	4:004 4:004 011114	0+07(+17 01121 4 104 052410
NDDEL	114.436 	100.234 1.945417 91105 91105 9000 9000 9000 1.00 -03	01107 01107 01107 NCON ONCHIN 1.10E-03		01111 	41113 	01119 01119 000010 000010 1.162-05	01117 01117 01000 000000	1.0042017 011110 02001 020010 1.0125005	0+07(+17 01121 4.53 1-53(-)2
NDDEL		100.234 	01107 MCN DNCM10 1.102-05			61113 MDON ONCHIP 1.1HE-05 1.1378-03	01115 01115 MCDN ONCHIP 1.162-05 1.362-03	01117 M134 ONCHIP 1.117-05 1.345-03	011114 4104 130416 1412-05 1431-03	0.07(+17 )1121 (1,3) (1,2) (1,
RETAAC PT	aiioJ aiioJ aiioJ moon aichie i	400,234 400,00000000	01107 MCDN ONCHIP 10107 1007 1007 1007 1007 1007 1007 1007 10			d1113 MDN ONCHIP 1.1HE-05 .1+378-03 .522	01115 01115 000000000000000000000000000	01117 M13H ONCHIP 1.117-05 1.345-03	01114 4104 4104 1412-05 1414-03 14317-03 4522	0.07(+17 )1121 4132 1.037 1.037 1.037 1.037 0.032
NDDEL 10 LC	114.436 	100.214 100.214 100.214 100.214 100.103 101.103 101.104 101.104 101.104 101.104 101.104 102.104 10.	01107 MCDN ONCHIP 10107 10107 10102-05 10102-03 0724 0290 309-			dilij MODN ONCHIP i.INE-05 .I.J7R-03 .522 		01117 01117 01000 01001P 1.101-05 1.347-03 .522 -29.35	11110 1110 1100 110	0.07(+17 )1121 4133 1.33 1.33 1.33 1.33 1.33 1.33 1.33 1.33 1.33 1.33 1.33 1.33 1.33 1.33 1.32 1
NDDEL 10 14 10 14 10 14 10 14 10 14 10 14 10 14 10 14 10 14 10 14 10 14 10 14 10 14 10 14 10 14 14 14 14 14 14 14 14 14 14 14 14 14	G1103 G1103 MODN GNCHIP 1.14E-C3 .014E-C3 .022 	100.213 1.046412 1.046412 01108 4CON 0NCH1P 1.104 -05 1.04-05 1.04-05 1.04-05 20.011	CON COLICO7 MCON ONCHIP INTE-OS IN			d1113 MODN ONCHIP 1.1HE-05 1.37R-03 .522 		01117 01117 0100 0100 1010 1010 1010 10	11110 1110 1100 1000 1	0.07(+17 01121 4130 1.00(10)(10)(10)(10)(10)(10)(10)(10)(10)(1
RETAAC PT NODEL 10 10 10 10 10 10 10 10 10 10	aiioJ aiioJ minon aiioJ i.i4e-c3 i.i4e-c3 .o22 	100.213 100.213 100.213 100.00 100	CON COLICO7 MCOM DMCM10 LONCH10 LONCH10 LONCH10 COLICO7 10100 COLICO7 10100 COLICO7 1000 COLICO7 1000 COLICO7 1000 COLICO7 COLICO			dilij MODN QNCHIP i.INF-03 .522 	01119 MCDN ONCH1P 0NCH1P 10162-03 100-306-03 0522 290.009 29.911 1160723	01117 01117 000000 1.100 000000 1.100 0.522 -29.334 20.911 116.897	01114 4104 1014 1017 1017 1017 1017 1017	0.07(+17 )1121 u,)) u,)) 1.0) 1.0) 1.0) 2.0 115.572
RETAAC PT NODEL IO LC VOE VOE VOE RETADC TEMP-C	114.436 	100.234 100.234 100.234 100.05 100	OIIO7 MCDM DMCMIR JMCMIR JMCMIR I.I.OC-05 I.J.OE-03 			dilij MOON ONCHIP i.INE-03 .I.J7E-03 .522 	01119 MCDN OKCHIP 0KCHIP 1.162-05 1.062-05 1.02.02 2.22 236.00 2.02.02 2.02 1.16.02 2.11.11	01117 01117 0NCHP 1.111-05 1.345-03 242 242 244 116-877 121.000	11110 11110 11110 11110 11110 11110 1110 1110 10	0.07(+17 )1121 1.00 1
RETAAC PT RODEL IO LC VOE RETAOC TEMP-C NATIS	01103 01103 01103 000N 000N 0000N 0000N 0000N 0000N 0000N 0000	100.233 100	01107 MCDN DMCM10 10107 10107 01007 10107 10107 10107 10107 10107 1007 1		011111 MDJN DMCH1P 1016F-03 .1016F-03 .522 .20.911 .116.955 121.060 .041.	dilij MOON QNCHIP i.IHE-03 .I.J7E-03 .522 	01119 MCDN OKCHIP I-162-05 I-362-03 29-30 29-411 116-723 I21-314 041	01117 01117 000000 000000 10100 10100 000000	۲۱۱۵، ۲۰۱۹ ۲۱۱۵، ۲۰۱۹ ۲۰۱۹ ۲۰۱۹ ۲۰۱۹ ۲۰۱۹ ۲۰۱۹ ۲۰۱۹ ۲۰۱۹	0.07(+17 )1121 (1)32 (1)32 (1)32 (1)32 (1)32 (2)3 (1)32 (2)3 (1)3 (2)3 (1)3 (2)3 (1)3 (2)3 (1)3 (2)3 (1)3 (2)3 (1)3 (
RETAAC PT RODEL IO IC VOE WGC CE BETADC TENU-C WATTS GM	4114.436 	100.233 100.233 100.233 4000 4000 0000 10105 10105 10105 10105 10105 1005	CON CON CON CON CON CON CON CON		01111 MDJN DMCH1P 101AF-03 101AF-03 0522 	diii3 MIDN GNCHIP i.IHF-03 .I.37E-03 .522 	01119 MCDN OKCHIP 0KCHIP 1-162-05 1-362-03 29-309 29-911 116-723 121-314 041 4-005-07	01117 M(1)1 ONCHIP 1.111-05 1.347-03 .522 -24.334 20.411 116.897 121.405 .C40 3.44L-07	۲۱۰۵٬۰۱۱ ۲۱۱۱٬۰۰۰ ۲۰۱۱٬۰۰۰ ۲۰۱۱٬۰۰۰ ۲۰۱۱٬۰۰۰ ۲۰۱۱٬۰۰۰ ۲۰۱۱٬۰۰۰ ۲۰۱۱٬۰۰۰ ۲۰۱۱٬۰۰۰ ۲۰۱۱٬۰۰۰ ۲۰۱۱٬۰۰۰ ۲۰۱۱٬۰۰۰ ۲۰۱۱٬۰۰۱ ۲۰۱۱٬۰۰۱ ۲۰۱۱٬۰۰۱	0.07(+17 1121 1.00 1.
RETAAC PT RODEL IO IC VOE WGC DETADC TEMP-C WATIS GM RPI	114.436 	100.233 100	CON CON CON CON CON CON CON CON			diii3 MEDN GNCHIP I.IHF-03 .I.J7F-03 .522 	01115 MCDN ONCHIP ONCHIP 1-162-05 1-362-03 29-309 20-41 1-116-923 121-314 041 4-00E-02 2-87E+03	01117 01117 0NCHIP 1.111-05 1.347-03 .522 -29.334 20.011 116.897 121.005 .C40 3.94L-02 2.91E+03	<pre>+1+1+1+1+1+1+1+1+1+1+1+1+1+1+1+1+1+1+1</pre>	0.07(+17 1121 1.00 1.
RETAAC PT RODEL IO IC VOE RETAIC TENIP-C WATIS GM RPI RO I I I I I I I I I I I I I	114.436 	100.234 100	CON CON CON CON CON CON CON CON			diii MIDN GNCHIP I.IHE-03 .I.J7E-03 .522 	3.296.411 3.296.411 MCDN MCDN P 0NCH1P 1.162-03 1.262-03 1.262-03 0.242-03 1.212 1	01117 01117 0NCHIP 1.111-05 1.347-03 .522 -29.334 20.911 116.897 121.005 .C40 3.94L-02 2.91E+03 1.71E+05	۰۱۱۱۴ ۰۱۱۱۴ ۰۱۱۴ ۰۱۱۴ ۰۲ ۰۲ ۰۲ ۰۲ ۰۲ ۰۲ ۰۲ ۰۲ ۰۲ ۰۲	0.077 +17 11121 1.077 -12 1.077 -12 1.077 -12 1.077 -12 1.077 -12 1.077 -12 1.077 -12 1.077 -17 1.077
RETAAC PT NODEL IO LC VOC VOC SETAOC TEMP-C HATTS GM LPI IO I PI	114.436 	100.234 100	CON CON CON CON CON CON CON CON		01111 MOJN DMCHIP 101AF-05 101AF	diii3 MDDN DHCHIP 1.1HF-05 1.377-03 .622 	3.200 all 13 MCDN MCDN MCDN MCDN P 1.162-05 1.5162-05 1.5162-05 1.5162-05 1.5162-05 1.5162-05 1.5162-05 1.5162-05 2.526 1.5162-05 1.5162-05 1.5162-05 0.4 0.4 0.4 0.4 0.4 0.4 0.4 0.4	01117 01117 0000000 0000000 0000000 000000 000000	1.1.4 1.1.4 1.1.4 1.1.2 1.1.2 1.1.2 1.1.2 1.1.2 1.1.2 1.1.2 1.1.2 1.1.2 1.1.2 1.2.3 1.1.2 1.1.2 1.2.3 1.	31121 31121 333 335 335 105 105 105 105 105 105 105 10

٠.

-----

« DE LENER DIQUES GRERATING POINTS

21 22 23 OFCHIP OFCHIP VOLTS 0.451 e.495 6.460 \_\_\_\_\_ <u>.</u>---. ...... • • • • • • • • • • TENP-C 27.000 27.000 27.000 \_\_\_\_VAILS\_\_\_\_\_ 1.40E-01\_\_5.21E-03\_\_3.00E-03\_\_\_\_\_ -.

-

b

100

249.

ŧ.

A2.7 How to use T-SPICE2C	The following deck	T-SPICE2C. The deck follo	number of user-created ext	in Fig. A2.7. The modes in	tions and those indicated	are created to insure that	90 degrees. Note there ar	and this is only one of th	number of user-created exti	defines the x and y coordin	of these cards is equal to	first card.) In this examp	and their locations are ent	automatically taken to be t	in the user-created thermal	are less than 90 degrees, t	
DQ1 1 2 001 1 2 002 1 1 4 002 3 1 4 003 1 2 4 004 5 4 004 5 4 004 5 4 004 5 4 004 6 3 004 000 000 0000 000 000 000  000 0000 000 0000 0000 0000 0000 00000000		FR DD MD DD DD MD DD DD MD DD DD MD DD DD	CNPDNICSOP KMMM MM0000055 MM0000055 KMMM MM0000011111155 KK 40000 55 KM000001155 KK 55 KM000001155 KK 55 KM00000000000000000000000000000	VE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	F T M 00 •00 •55 •00 1•0 M M	55 L	× X X X X X			**	- AA Azazza zz ZAAAA AAA AAAAzzza 2 zz b12814A412 gereakzeakzezezez 554Agggerenev1Ag442045224929694	5.00 20024.020 330 000 - 3 00 200 200 200 000 - 3 00 000 - 3 00 000 - 3 00 000 - 1 0 000 - 2 0	5				
01103 01105 01107 01109 01111 01113 01115 01117 01117 01119 01121	222222222222222	14 14 14 14 14 14 14 14	155 N N N N N N N N N N N N N N N N N N								= 7 • · · · · · · · · · · · · · · · · · ·	-88888888888888888888888888888888888888					

illustrates how to use the auxiliary program nodes. If all the inner angles of triangles a thermal nodes and their locations as shown a nodes and the remainder of the deck simply all inner angles of triangles are less than The first card following .END gives the ates of these nodes. (Obviously the number he program punches out a deck that contains many ways of triangular network formation the number of extra nodes specified by the le there are 24 user-created thermal nodes ing .END card contains data regarding the ered as shown be'nw. The four corners are hermal nodes and they need not be included dicated by "X" correspond to device locay ''0'' to user-created extra nodes. They information regarding thermal network formed. Ē

In general a user need not complete the triangle network as given in this example. The program can automatically create nodes around the edges of the chip quite reliably. Therefore only a few extra nodes interior to the chip need to be specified. However, to be absolutely sure, the user may wish to complete the triangular network as done in this example and enter all the necessary extra thermal nodes.

4

?

.9

8

252.

251.

-

থি <sub>জ</sub>

ch.

4 81-81 4000000 8880 88 7-10440764-100688 7788-8 52 1 44 5 7 6 - 48 1000 1000 e G 044 006 ₽.4 0 4 19110 N 90491-74 4 N 4 H N 9 8 9 0 0 212 98 59 ø 62 22 26 29 2

·852

----

-----

\$

4 N 6 U

4 A N O

3 N 9 N

2

73	APPENDIX 3 THE T-SPICE PROG.3AM	A3-1. <u>Introduction</u> The programs T-SPICE2A, T-SPICE2B, and T-SPICE2C have evolved from Spice2	is no different from that of SPICE2. However, the majority of the routines have been modified to suit the task required for electro-	thermal simulation. Also, several new overlays have been added. T-SPICE2A employs the modified functional method to obtain con- vergence in the analysis and T-SPICE2B, the Newton-Raphson method.	The above two programs are quite similar in every other respect. T- SPICE2C is an auxilliary program that forms the thermal network for the die in an entirely different manner from that built in T-SPICE2A and T-SPICE2B.	In this appendix, the detail of the programs will be given with particular emphasis on those portions of the program which are different from SPICE2.	A3-2. <u>T-SPICE2A, T-SPICE2B root segment</u> The programs T-SPICE2A and T-SPICE2B consist of fourteen major overlays as shown in Fig. A3.1. The root segments T-SPICE2A, T-SPICE2B are the main control portion of the programs and call in the various overlays that are required for the specific simulation. The main con- trol flow graphs of T-SPICE2A and T-SPICE2B are shown in Fig. A3.2,
-			•				
•				T-SPICE2A,	В		
READIN	FRMGD , 2, 3, 4	HDRGR	D		ETUP	DCOP	οντρντ

259.

Fig. A3.1

FRMGTH

RCVGRD

T-SPICE2A, B overlay structure

260.

L

1

吻

٩

OVTPVT

DCTRAN •



wise it calls the overlays FRMGD1, 2, 3, and 4 and constructs the thermal After the entire thermal network is formed, the overlay ERRCHK is called. In T-SPICE2A, the main program first calls READIN overlay which and its data are available as a part of input data. If so (i.e., IGRID Otheroverlay. The next overlay JAGTH calculates what the header to ambient then checks if the thermal network has been constructed (by T-SPICE2C) The next overlay FRMGTH actually evaluates the thermal resistances and THLOAD creates tables concerning all the matrix coefficients and their thermal resistance should be so as to make the net junction to ambient locations that are caused by the thermal resistances so that only the analysis consists of three parts: the dc transfer curve analysis, dc capacitances. The SETUP overlay with INTL = 1 constructs the integer The main desired analysis is performed, the overlay OUTPUT prints out the outthermal admittance matrix. The next call to SETUP with INTL = 2 con-= 1), it skips the overlays FRMGD1, 2, 3, and 4 and reconstructs the network from the device locations and the chip dimensions. Then the pointer structure for the thermal circuit that is used by the DCTRAN copy function is necessary to load the thermal conductances into the HDRGRD overlay is called to form the thermal network for the header. thermal resistance equal to what the user specifies. The overlay structs the integer pointer structure for the electrical circuit. operating point analysis, and the transient analysis. After the thermal network from the input data through the overlay RCVGRD. reads the input file and constructs the circuit data structure. After this call to SETUP, the circuit analysis can proceed. put and returns to begin the next job. A3.3 respectively.

262

D

84

f

261.

5



Ŋ

匌

Ĵ

264.









ai

\$



D

ę 0

r





Transient analysis flow chart

1

0

268.



•



- X device locations
- created nodes

Fig. A3.8

Example of rectangle's formation

270.

@ 2

F



Examples of first order check



The overlay returns to the main program with six tables labeled IPNTX, IPNTY, NOFFTH, IURTH, LINKTH and IPERIM. <u>Nth</u> entry into IPNTX and IPNTY tables give X and Y coordinates of node N. <u>Nth</u> entry into NOFFTH gives the number of nodes connected to node N. Tables IURTH, LINKTH contain data regarding node connections and these data are stored in a linked list bead structure in NODPLC array. NODPLC(IURTH+N)(=IPTR) is a pointer to LINKTH table and NODPLC(LINKTH+IPTR+1)(=N1) is a node connected to node N. NODPLC(LINKTH+IPTR) is another pointer to the next bead. If IPTR = 0, it indicates the end of the bead. Table IPERIM gives all the nodes on the edges of the chip sequentially, starting from the lower left corner in a counterclockwise direction. The number of entries, IPRM in IPERIM table is equal to the number of nodes along the outside edges plus one, and

*₩* 2

A

### A3-5. The RCVGRD overlay

This overlay simply reads in data concerning the asymmetrical network previously formed and available in punched form and reconstructs the six tables mentioned in FRMGD1, 2, 3, 4 overlays.

### A3-6. The FRMGTH overlay

This overlay calculates the values of all the thermal resistances and capacitors for both chip and header as shown in Chapter 3.

### A3-7. The SETUP overlay

In T-SPICE2A, the SETUP overlay with the flag 'INTL' set at 1 or 2 establishes the integer pointer structure for the thermal or electrical circuit respectively.

In T-SPICE2B, the SETUP overlay with the flag 'INTL' set at -1, 0, +1 establishes the integer pointer structure for the thermal, electrical, and overall electro-thermal circuits, respectively.

### A3-8. The JAGTH overlay

The JAGTH routine is the control routine for the overlay. It calculates the chip temperature for a unit power input on the top surface of the chip with two sets of thermal conductances 1.5 GH and 2.0 GH distributed from the bottom surface of the header to the ambient, where GH is the user-specified junction to ambient conductance. From these two results the header to ambient thermal resistance is linearly interpolated to give user-specified junction to ambient thermal resistance.

### A3-9. The THLOAD overlay

This overlay calculates all the admittance-matrix coefficients associated with the thermal resistances and their locations in the matrix. The matrix coefficients and their locations are stored in NDTPC and NTHVAL tables respectively. The content of these two tables is copied into the Y-matrix later when the actual analysis begins and the loading of admittance matrix becomes necessary at every iteration.

### A3-10. The DCTRAN overlay

This overlay in T-SPICE2A is different from that in T-SPICE2B. First the DCTRAN overlay as implemented in T-SPICE2A is presented and then the DCTRAN as implemented in T-SPICE2B is presented.

### A3-10-1. The DCTRAN overlay in T-SPICE2A

The DCTRAN overlay is the control routine and performs the dc operating analysis, the transient initial conditions analysis, dc transfer curve analysis and transient analysis. It consists of the following subroutines: DCTRAN, TRUNC, TERR, SORUPD, LUDCMP, FITER8, ITER8, CHKCON, UPDPWR, UPDVAL, LMTPWR, DCDCMP, DCSOL, LOAD, COPYTH, INTGR8 and BJT.

In dc transfer curve analysis as shown in Fig. A3.10, the program first updates source values at time zero and does the LU decomposition of the thermal admittance matrix through the subroutine call to LUDCMP. The LU decomposed Y-matrix is stored in the LVNTH table and later used during the loading of the thermal matrix. The INITF flag is then set to two. The subroutine FITER8 is called to actually obtain the first point solution. If the solution does functionally converge, the values of the specified output variables are stored in




dc transfer curve analysis employing modified functional method

69

central memory. If the solution does not functionally converge, then the warning statement is printed out and the analysis proceeds to store the last result of the solution. Then the variable source is incremented and the INITF flag is set to six. This process continues until the required number of dc transfer curve points has been computed.

The dc operating point analysis as shown in Fig. 3A.11 is less complicated than the dc transfer curve analysis. It proceeds in the same manner as in the dc transfer curve analysis and after the solution is converged the INITF flag is set to four. Then the device model routine BJT is called to compute the linearized, small-signal value of the non-linear capacitors in the device model.

The initial transient point analysis is almost identical to the dc operating point analysis and shown in Fig. 3A.12. The only difference is that in the initial transient point analysis, the linearized capacitances are not computed after the solution converges.

The transient analysis loop is shown in Fig. A3.13. Since the time-zero solution has been computed by the initial transient point analysis, it first stores the values of the output variables. After the proper time step is chosen, the thermal admittance matrix is decomposed by the subroutine LUDCMP. The decomposed matrix is stored in the LVNTH table and the first time point solution is obtained by calling the subroutine FITER8 with the INITF flag set equal to five. If the time point does not functionally converge, the time step is reduced by a factor of 8 and the time point is re-attempted. If the time point does converge, then the subroutine TRUNC is called twice with the INTL flag set to one and two, to calculate the smallest time step from both electrical and thermal circuits respectively. The smaller of the two

చ టి





Flow chart of dc operating point analysis employing modified

functional method

for number sequence only

2

-

277.

-

. .





Flow chart of initial transient analysis employing modified

functional method

୍ଞ

•





Flow chart of transient analysis employing modified functional method



is chosen as a next time step. As long as the chosen time step is greater than 90 per cent of the present time step, then the time point is accepted and the output variables are stored. Otherwise, the time point is rejected and re-attempted with the smaller time step. The LU decomposition is necessary prior to each call to FITER8 because the thermal admittance matrix coefficients vary with the size of the time step chosen.

All four of the analysis procedures in the DCTRAN overlay use the subroutines FITER8, ITER8, LUDCMP, and LOAD.

The subroutine FITER8 as shown in Fig. A3.14 calls ITER8 with the INTL flag set to one and two alternately until both the electrical and thermal solutions converge functionally. ITNUM that indicates the number of functional iterations is first set to zero and the subroutine UPDVAL is called to update the non-linear device parameters according to guess temperatures. The integer pointer structure for the electrical system stored in the table IUR1, IUC1, and IODR1 are copied onto the IUR, IUC, and IORDER tables. The subroutine ITER8 is called with INTL =1 and it returns with the solution of the electrical nodal voltages. The subroutine CHKCON next checks for the functional convergence between the current functional iterate solution and the previous iterate solution with respect to the electrical nodal voltage, temperatures, and electrical currents through all the non-linear electrical elements. If the functional convergence is obtained, it returns to the subroutine DCTRAN. Otherwise, the subroutine UPDPWR is called and the new power dissipation vector is created according to the latest electrical solution and the integer pointer structure for the thermal system stored in the tables IUR2, IUC2, and IODR2 are copied onto the IUR, IUC, and





IORDER tables. The subroutine ITER8 is called with INTL=2, and it returns with the nodal temperature solution. This process continues until the functional convergence is obtained.

The flow graph of ITER8 is slightly different from that in SPICE 2 and shown in Fig. A3.15. When the flag IDCDCM is equal to one, it indicates that the LU decomposition of the thermal admittance matrix has been performed previously and the decomposed matrix is stored in the LVNTH table. Thus the call to DCDCMP is skipped.

The flow graph of LOAD is shown in Fig. A3.16. When the flags INTL=1 and IDCDCM=2, they indicate that the thermal admittance matrix is to be loaded and LU decomposed. In this case, the excitation vector will not be loaded since it is not needed for LU decomposition. When the flag IDCDCM=1, it indicates that the LU decomposition of the thermal admittance matrix has been performed and LU decomposed matrix is available in LVNTH table. Thus the content of the LVNTH table is copied onto the LVN table and the excitation vector is also loaded. If the flag INTL=2, it indicates that the electrical admittance matrix is to be loaded.

The flow graph of LUDCMP is given in Fig. A3.17. The function of this routine is to perform LU decomposition for the thermal admittance matrix and store the LU decomposed matrix in the LVNTH table. To this end, it first copies the integer pointer structure for the thermal system stored in the IUR1, IUC1, and IODR1 tables into the IUR, IUC, and IORDER tables. Then with the flag INTL=1, the subroutine LOAD is called and then the thermal admittance matrix is LU decomposed through the subroutine DCDCMP. The LU decomposed matrix is stored in the LVNTH table.

10



Fig. A3.15



්ා



4

1

Fig. A3.16

LOAD flow chart



Ċ

1

286.



LUDCMP flow chart

A3-10-2. The DCTRAN overlay in T-SPICE2B

The structure of the DCTRAN overlay for the four modes of analysis is very much like that of SPICE2. This is largely due to the fact that the program T-SPICE2B employs structurally the same Newton-Raphson method for the solution of the system. The flow graphs for the four modes of analysis procedures are not shown. The only difference between T-SPICE2B and SPICE2 in terms of the structure is that in T-SPICE2B, the subroutine UPDTMP is called at the end of each iterations. The flow chart for the subroutine UPDTMP is shown in Fig. A3.18.

# A3-11. The T-SPICE2C program

The program T-SPICE2C is an auxilliary program that forms the thermal asymmetrical network for the die from its dimensions and the device locations in a manner different from that in T-SPICE2A and T-SPICE2B. The data concerning the network formed that are stored in the six tables, IPNTX, IPNTY, IPERIM, NOFFTH, IURTH, and LINKTH are punched into cards and used by T-SPICE2A and T-SPICE2B in reconstructing the thermal network. The punched deck must be added to the original input deck following .END card and the option flag IGRID must be set to one for the actual analysis in T-SPICE2A and T-SPICE2B.

T-SPICE2C employs a slightly more complicated strategy in forming the thermal network and typically it results in the total number of thermal nodes that is smaller than that created by the thermal network formation routine built into T-SPICE2A and T-SPICE28. There is, however, a drawback in that it does not always form an asymmetrical



287.

288.

2

3, 50

thermal network successfully. In order to insure the success of the thermal network formation, the user must first create his own triangular thermal network making sure that all the interior angles of triangles are less than 90 degrees, and enter these extra node locations as a part of input data.

イ

The flow graph of T-SPICE2C is shown in Fig. A3.19. The program works in the following way. It first chooses a node A on a chip plane and another node B closest to it. Then it checks if there exists a node with which A and B can create a triangle without inflicting any difficulty. Node C in Fig. A3.20(a) is acceptable but node C in Fig. A3.20(b) is not because of the presence of a node D.

If no appropriate node exists, then the program creates a node C and forms a triangle ABC. Now at this point the three nodes A, B, and C are considered to form a perimeter which will eventually be expanded until it coincides with the outside edges of the rectangular chip. Thus we can make a perimeter table whose entries are sequentially A, B, C, and back to A.

The next step is to find a node for every line segment along the perimeter, which lies within the region defined by two straight lines drawn perpendicular to the line segment at two ends and closest to that line segment as shown in Fig. A3.21. A line segment which has the closest node is then chosen and the line segment and its closest node D are used to form a triangle, ABD. If no such nodes exist, an appropriate node D is created to form a triangle with one of the line segments along the perimeter. At the end of this process the perimeter table will be expanded to cover this node. Fig. A3.22 shows a case of this example.







Flow chart of thermal network formation in T-SPICE2C









₹ -2



í

2

(b) node ''0'' not acceptable







291.



(a) node "D" acceptable



This process continues until the entire plane of the die is bounded by the perimeter. Should it happen that an outer angle at any node along the perimeter is less than 180 degrees, then a node is found or created about this node and triangles are formed in such a way that the updated perimeter will no longer have an outer angle that is less than 180 degrees. This is shown in Fig. A3.23. In this example angle **4** DEF is less than 180 degrees. Thus an appropriate node G is either found or created and the two triangles FEG and DEG are formed. The new perimeter represented by nodes A-B-C-D-G-F-A no longer have an outer angle less than 180 degrees. When the perimeter coincides with the outside edges of the chip, the program punches out the data concerning the thermal network formed.



Fig. A3.23

A case where the outer angle of the perimeter is less than 180 degrees

294.

4

		TABLE A4.1	
		The linked list Structure of Re	ssistors in T-SPICE2A
APPENDIX 4	= 0		
LINKED LIST BEAD STRUCTURE [26]	FOC + 0:	next-pointer	LOCV + O: element name
ti be always and the second second second like	<u></u> +	LOCV	+ 1: r(T nom)
All integer data are referenced using the array NUDPLC and all real data arracted using the array VALUE - The VALUE ALLARTIC ARRACTED FOR	+ 2:	lu	+ 2: TC
first real value is stored in the interval of the list of the	+ 3:	п2	+ 3: X Loc
to colled took (took get graded and the integet part of the list element and	+ 4:	(n1, n2)	+ 4: Y Loc
is carred LUCV (LUCM TOT device models); the NUUPLU subscript is called	+ 5:	(n2, nl)	+5: T
LUC. The same notation as described by Lonen [2b] is used here and	+ 6:	Lxi offset	+ 6: r(T)
oury those notations unique to 1-SMICE are presented.	+ 7:	INDT	+ 7: PWR
A4-1. <u>Resistors</u>	+ 8:	NT	
The linked list structure of resistors as used in T-SPICE2A	Comments		
and T-SPICE2B are shown in Tables A4.1 and A4.2 respectively.	TUNI (1)	: If INDT = 1, the element is o	on chip
		if INDT = 0, the element is o	off chip
	(2) NT:	The thermal node number of th	he element
	(3) TC:	The temperature coefficient c	of the element
	(†) X (ro	c: X coordinate of the element	
	(2) λ <b>Γ</b> ο	c: Y coordinate of the element	
	(6) T:	The temperature of the elemer	nt at the current iterate
	(1) r(T)	: The value of the resistor at	the current iterate temperature T
	(8) PWR:	The power dissipation within	the element at the current iterate
	(9) r(T	nom): The value of the resisto	r at room temperature (27°C)

ل. ال

ĩ

۲ م ۲

295.

1

298.

# A4-2. Capacitors

In T-SPICE2A, all the electrical capacitors are stored in the linked list under ID (identification number) = 2, while the thermal capacitors are stored under ID = 13. In T-SPICE2B both the electrical and thermal capacitors are stored under ID = 2. The linked list structure for capacitors under ID = 2 are identical in both T-SPICE2A and T-SPICE2B and shown in Table A4.3.

# TABLE A4.3

The Linked List Structure for Capacitors

# 1D = 2

LOC + 0: next-pointer

LOCV + 0: element name

+ 1: computed element value

- + 1: LOCV + 2: nl + 3: n2 + 4: (nl, n2)
  - + 5: (n2, n1)
  - + 6: Lxi offset

Lxi + 0: q (capacitor)

+ 1: i (capacitor)

# TABLE A4.2

The Linked List Structure of Resistors in T-SPICE2B

10 = 1

LOC + 0:	next-pointer	LOCV + 0:	element name
+ 1:	LOCV	+ 1:	r(T nom)
+ 2:	nl	+ 2:	тс
+ 3:	n2	+ 3:	X Loc
+ 4:	(nl, n2)	+ 4:	Y Loc
+ 5:	(n2, n1)		
+ 6:	(nl, NT)		
+ 7:	(n2, NT)		
+ 8:	(NT, nl)		
+ 9:	(NT, n2)		
+10:	Lxi offset		
+11:	INDT		
``\+12 <b>:</b>	NT		

A4-3. Inductors

The linked list structure for inductors is identical in both T-SPICE2A and T-SPICE2B and is shown in Table A4.4.

# TABLE A4.4

Linked List Structure for Inductors

ID = 3

LOC + 0: next-pointer + 1: LOCV + 0: element name + 1: computed value + 2: nl + 3: n2 + 4: IBR + 5: (nl, IBR) + 6: (n2, IBR) + 7: (IBR, n1) + 8: (IBR, n2) Lxi + 0: phi (inductor) + 1: V (inductor)

Pro- 1

K.

A4-4. Mutual inductors

The linked list structure for mutual inductors in both T-SPICE2A and T-SPICE2B is shown in Table A4.5.

# TABLE A4.5

Linked List Structure for Mutual Inductors

1D = 4

LOC + 0: next-pointer + 1: LOCV + 2: ptr(L1) + 3: ptr(L2 + 4: (L1, L2) + 5: (L2, L1)

.

LOCV + 0: element name

+ l: value

(L) (J)

ېل

A4-5. Voltage controlled current source

۲

The linked list structure for voltage controlled current source in both T-SPICE2A and T-SPICE2B is shown in Table A4.6.

301.

.

# TABLE A4.6

Linked List Structure for Voltage Controlled Current Source

ID = 5

LOC + 0:	next-pointer	LOCV + 0:	element name
+ 1:	LOCV	+ 1:	value
+ 2:	nl	+ 2:	delay
+ 3:	n2		
+ 4:	n3		
+ 5:	n4		
+ 6:	(nl, n3)		
+ 7:	(nl, n4)		
+ 8:	(n2, n3)		
+ 9:	(n2, n4)		

); Ø

1

# A4-6. Non-linear voltage controlled current source

The linked list structure for non-linear voltage controlled current source in both T-SPICE2A and T-SPICE2C is shown in Table A4.7.

# TABLE A4.7

Linked List Structure for Non-Linear Voltage Controlled Current Source ID = 6

LOC + 0:	next-pointer	LOCV	+ 0:	element	name
+ 1:	LOCV		+ 1:	pl	
+ 2:	nl		+ 2:	p2	
+ 3:	n2		•		
+ 4:	n3		•		
+ 5:	n4		•		
+ 6:	(n1, n3)		+21:	p21	
+ 7:	(n1, n4)				
+ 8:	(n2, n3)				
+ 9:	(n2, n4)	Lxi	+ 0:	V old	
+10:	NPAR		+ 1:	G eq	
+11:	Lxi offset		+ 2:	i old	

A4-7. <u>1</u> 1	Idependent voltage sources		A4-8. Independent current source	
ſ	The linked list structure for in	ndependent voltage sources in	The linked list structure for independent cur	ent sources in
both T-SF	CE2A and T-SPICE2B is shown in	n Table A4.8.	both T-SPICE2A and T-SPICE2B is shown in Table A4.9.	
	TABLE A4.8		. TABLE A4.9	
ب.	inked List Structure for Indepe.	endent Voltage Source	Linked List Structure for Independent Current	Source
10 = 7			ID = 8	
FOC + 0:	next-pointer	LOCV + 0: element name	LOC + 0: next-pointer LOCV + (	: element name
:- +	TOCN	+ 1: dc/transient	+ 1: LOCV +	: dc/transient
+ 2:	Į	value	+ 2: nl	value
+ 3:	п2		+ 3: n2 LOCP +	: VI
+ 4:	tp (function coefficient)	LOCP + 1: V1	+ 4: tp (function coefficient) + 1	: V2
+ 5:	LOCP	+ 2: V2	+ 5: LOCP +	: т
+ 6:	<b>IBR</b>	+ 3: Tl	· +	: Т2
+ 7:	(nl, IBR)	+ 4: T2		: T3
+ 8:	(n2, IBR)	+ 5: T3		: T4
+ ;0	(IBR, nl)	+ 6: T4	+	: Period
+10:	(1BR, n2)	+ 7: Period		
			•	
	·			
		·		
	( \$.	,		

304.

A4-9. <u>BJT</u>

The linked list structures of BJT in T-SPICE2A and T-SPICE2B are shown in Table A4.10 and Table A4.11 respectively.

TABLE A4.10

# The Linked List Structure of BJT in T-SPICE2A

1D = 10

LOC + 0:	next-pointer	LOCV	+ 0:	element name
+ 1:	LOCV		+ 1:	area factor
+ 2:	nc		+ 2:	X Loc
+ 3:	nb		+ 3:	Y Loc
+ 4:	ne		+ 4:	т
+ 5:	nc'		+ 5:	ls(T)
+ 6:	nb'		+ 6:	RB(T)
+ 7:	ne'		+ 7:	RC(T)
+ 8:	mp		+ 8:	RE (T)
+ 9:	off		+ 9:	VT
+10:	(nc, nc')		+10:	PWR
+11:	(nb, nb')			
+12:	(ne, ne <sup>1</sup> )	Lxi ·	+ 0:	Vbe
+13:	(nc', nc)	-	+ 1:	Vbc
+14:	(nc', nb')	-	+ 2:	ic
+15:	(nc', ne')		+ 3:	ib
+16:	(nb', nb)		+ 4:	<sup>g</sup> oi
+17:	(nb', nc)	-	+ 5:	9 <sub>mu</sub>
+18:	(nb', ne')		+ 6:	g <sub>mo</sub>

306.

.

+ 19:	(ne', ne)	+ 7:	9 <sub>0</sub>
+ 20:	(ne', nc')	+ 8:	g(cbe)
+ 21:	(ne', nb')	+ 9:	l (cbe)
+ 22:	Lxi offset	+10:	g(cbc)
+ 23:	INDT	+11:	i(cbc)
+ 24:	NT	+12:	g(ccs)
		+13:	i(ccs)

# Comments:

305.

Is(T) is the saturation current at the current iterate temperature T.
 RB(T), RC(T), RE(T) are extrinsic base, collector and emmitter resistances at the current iterate temperature T.

# TABLE A4.11

The Linked List Structure of BJT in T-SPICE2B

1D = 10

LOC + 0:	next-pointer	LOCV + 0:	element name
+ 1:	LOCV	+ 1:	area factor
+ 2:	nc	+ 2:	X Loc (V <sub>BEINL</sub> )
+ 3:	nb	+ 3:	Y Loc (VBCINL)
+ 4:	ne		
+ 5:	nc '	Lxi + 0:	V <sub>be</sub>
+ 6:	nb '	+ 1:	V <sub>bc</sub>
+ 7:	ne '	+ 2:	ic
+ 8:	mp	+ 3:	ib
+ 9:	off	+ 4:	9 <sub>pi</sub>
+10:	(nc, nc')	+ 5:	9 <sub>mu</sub>

3	08	
_	-	-

+ 11:	(nb, nb')	+ 6:	9, <sub>110</sub>
+ 12:	(me, ne')	+ 7:	go
+ 13:	(nc', nc)	+ 8:	g(cbe)
+ 14:	(nc', nb')	+ 9:	i (cbe)
+ .15:	(nc', ne')	+10:	g(cbc)
+ 16:	(nb', nb)	+11:	i (cbc)
+ 17:	(nb', nc)	+12:	c(ccs)
+ 18:	(nb', ne')	+13:	i(ccs)
+ 19:	(ne', ne)	+14:	d F/dT
+ 20:	(ne', nc')	+15:	d B /dT
+ 21:	(ne', nc')	+16:	dIB2/dT
+ 22:	(nc', NT)	+17:	т
+ 23:	(nb', NT)	+18:	CBEQB
+ 24:	(ne', NT)	+19:	CBCQB
+ 25:	(NT, nc')	+20:	dIC1/dT
+ 26:	(NT, nb')	+21:	dIC2/dT
+ 27:	(NT, ne')	+22:	dP/dVbe
+ 28:	Lxi offset	+23:	dP/dVce
+ 29:	INDT	+24:	dP/dT
+ 30:	NT		

Comments:

- The contents of LOCV + 2, 3 are changed to initial base-to-emitter and base-to-collector or junction voltage guesses after the junction initializing scheme.
- (2) Notations in linearized BJT model as used in T-SPICE2B are defined in the following:

The integral charge model proposed by Gummel and Poon [27] for

an intrinsic BJT and adapted to T-SPICE may be characterized by the following equations:

$$I_{C} = (CBE - CBC)/QB - CBC/BR - CBCN$$

 $I_{R} = CBE/BF + CBC/BR + CBCN$ 

where 
$$CBE = I_s \cdot [exp(qV_{BE}/kT) - 1]$$
 if forward biased,  

$$= (I_s/V_T) \cdot V_{BE}$$
 if reverse biased.  

$$CBEN = C_2 I_s \cdot [exp(qV_{BE}/n_{ekT}) - 1]$$
 if forward biased,  

$$= (C_2 I_s/n_{eVT}) \cdot V_{BE}$$
 if reverse biased.  

$$CBC = I_s \cdot [exp(qV_{BC}/kT) - 1]$$
 if forward biased,  

$$= (I_s/V_T)$$
 if reverse biased.  

$$CBCN = C_4 \cdot I_s [exp(qV_{BC}/n_{ckT}) - 1]$$
 if forward biased,  

$$= (C_4 \cdot I_s/n_{cVT}) \cdot V_{BC}$$
 if reverse biased.  

$$I_c:$$
 collector current  

$$I_B:$$
 base current

BF: ideal forward current gain

BR: ideal reverse current gain

 $V_{BE}$ : base-to-emitter junction voltage

V<sub>BC</sub>: base=to-collector junction voltage

k: Boltzman's constant

T: temperature in degrees K

Is: saturation current

C2: forward non-ideal base current coefficient

- $C_{\underline{h}}$ : reverse non-ideal base current coefficient
- $n_e$ : non-ideal base-to-emitter emission coefficient

5



nc: non-ideal base-to-emitter emission coefficient

The circuit model describing these equations is shown in Fig.

A4.l. Referring to Fig. A4.l,

$$I_{1} = CBE/BF + CBEN$$

$$I_{2} = CBC/BR + CBCN$$

$$I_{B} = I_{1} + I_{2}$$

$$c_1 = c_{BE}/QB$$

In terms of these quantities, the notations as used in the subroutine

# BJT are defined as follows:

DISOT = dI<sub>s</sub>/dT

DBEOT = 
$$dC_{BE}/dT$$
  
DBENOT =  $dC_{BEN}/dT$   
DBCNDT =  $dC_{BC}/dT$   
DBCNDT =  $dC_{BCN}/dT$   
DQ2DT =  $dQ_{2}/dT$   
DQ2DT =  $dQ_{2}/dT$   
CBEQB =  $C_{BE}/QB$   
CBEQB =  $C_{BC}/QB$   
DCIDT =  $d1_{C1}/dT$   
DCIDT =  $d1_{C1}/dT$   
DCIDT =  $d1_{C1}/dT$   
DTIDBE =  $dP/dV_{BE}$   
DPIDBE =  $dP/dV_{BC}$ 

DPDT = dP/dT



Integral charge model for an intrinsic BJT

310.

ŗ

)

ß

# where $\dot{P} = V_{BE} \cdot I_B + V_{CE} \cdot I_C$

# A4-10. Thermal capacitors

In T-SPICE2A, thermal capacitors are treated differently from electrical capacitors, while in T-SPICE2B both are stored under ID = 2. Thermal capacitors in T-SPICE2A are grouped under ID = 13 and its linked list structure is shown in Table A4.12.

# TABLE A4.12

# Linked List Structure of Thermal Capacitors

LOC + 0:	next-pointer	LOCV	+	0:	element	name
+ 1:	NT		+	1:	value	

+ 2: Lxi offset

# Comment:

 Since all the thermal capacitors have one node at ground, only one node needs to be specified.

# A4-11. Thermal parameters

All the thermal parameters are stored under ID = 15 and are shown in Table A4.13.

# TABLE A4.13

# Linked List Structure for Thermal Parameters

10 = 15			
LOC + 0:		LOCV + 0:	
+ 1:	LOCV	+ 1:	LX
		+ 2:	LY
		+ 3:	Аф
		+ 4:	B0
		+ 5:	кs
		+ 6:	кн
		+ 7:	TCS
		+ 8:	тсн
		+ 9:	GH
		+10:	CXHDR
		+11:	CYHDR

# Comment:

(1) For the meanings of the notations, see Appendix 1.

÷

٢



	313.		
A4-12. Zener diode			TABLE A4.15
The linked list struc	ctures of zener diodes in T-SPICE2A and	Linked List Str	ucture of Zener Diode in T-SPICE2B
T-SPICE2B are shown in Tables	s A4.14 and A4.15, respectively.	ID = 18	
	TARI F 44 14	LOC + 0: next-pointer	LOCV + 0: element name
Linked List Struct	ure of Zener Diode in T-SPICE24	+ 1: LOCV	+ 1: Value (T nom)
ID = 18		+ 2: nl	+ 2: TC
		+ 3: n2	+ 3: X Loc
LOC + 0: next-pointer	LOCV + 0: element name	+ 4: IBR	+ 4: Y Loc
+ 1: LOCV	+ 1: value (T nom)	+ 5: (n1, IBR)	
+ 2: nl	+ 2: TC	+ 6: (n2, IBR)	
+ 3: n2	+ 3: X Loc	+ 7: (IBR, nl)	
+ 4: IBR	+ 4: Y Loc	+ 8: (1BR, n2)	
+ 5: (nl, IBR)	+ 5: T	+ 9: INDT	
+ 6: (n2, IBR)	+ 6: Value (T)	+10: NT	
+ 7: (IBR, nl)	+ 7: PWR		
+ 8: (IBR, n2)		A4-13. BJT model	
+ 9: INDT		The linked list s	tructure of BJT model for both T-SPICE2A and
+10: NT		T-SPICE2B is shown in Tab	1e A4.16.
Comments:			
			TABLE A4.16

# (1) Value (T nom) is the zener voltage at nominal temperature $(27^{\circ}C)$ .

(2) Value (T) is the zener voltage at the current iterate temperature T.

1D = 22

LOC + 0:	next-pointer	LOCV + 0:	model name
+ 1:	LOCV	+ 1:	BF
+ 2:	model type	+ 2:	BR
		+ 3:	15

.

Linked List Structure of BJT Model

	5.5.	
+ 4:	RB	Comments:
+ 5:	RC	(1) TCIC, TCIB, TCIE are the temperature coefficients of the extrinsic
+ 6:	RE	collector, base, and emitter resistances.
+ 7:	VA	
+ 8:	VB	A4-14. <u>.PRINT/.PLO1</u>
+ 9:	IK	The linked list structures for elements defined under $ID = 3I$
+10:	C2	through 42 are identical to that of SPICE 2. The linked lists repre-
+11:	NE	sented by ID = 43, 44 are added for temperature outputs under dc and
+12:	IKR	transient simulations. The linked structure of dc analysis output is
+13:	C4	shown in Table A4.1/.
+14:	NC	
+15:	TF	
+16:	TR	Linked List Structure of dc Analysis Output Variable
+17:	CCS	ID = 43
+18:	CJE	LOC + 0: next-pointer LOCV + 0: variable name
+19:	PE	- + 1: LOCV
+20:	ME	+ 2: Namel(N1)
+21:	CJC	+ 3: Name2(N2)
+22:	PC	+ 4: ISEQ
+23:	мс	+ 5: unused
+24:	EG	Comments:
+25:	PT	(1) Name 1 and Name 2 are the names of the devices whose temperature
+26:	KF	difference is the desired output. The names are changed to cor-
+27:	AF	responding thermal node numbers N1 and N2 in the subroutine DEFTHN.
+28:	тсіс	(2) The linked list entries for $ID = 44$ are exactly the same as for
+29 :	TCIB	ID = 43 except that the output variables are for transient.
+30:	TCIE	

•

es. ্ব

123 Fr • J 5----

316.

## APPENDIX 5

### LIST OF THE T-SPICE PROGRAM

Persons who wish to obtain the T-SPICE program should write to the Electronics Research Laboratory, University of California, Berkeley, California 94720. The laboratory charges only a nominal handling charge for any of the programs that it has available.

# REFERENCES

- L.W. Nagel, "SPICE2: A Computer Program to Simulate Semiconductor Circuits," ERL Memo No. ERL-M520, Electronics Research Laboratory, University of Calif., Berkeley, May, 1975.
- [2] P.R. Gray and D.J. Hamilton, "Electro-Thermal Integrated Circuits," <u>IEEE Journal of Solid-State Circuits</u>, Vol. SC-6, pp. 8-14, Feb. 1971.
- [3] P.R. Gray, "Electro-Thermal Integrated Circuits," Ph.D. dissertation, the University of Arizona, Tucson, Arizona, 1969.
- [4] P.R. Gray, "Electro-Thermal Interactions in Integrated Circuit Design," Digest of Technical Papers, 1973 IEEE Symposium on Circuit and System Theory, Toronto, Canada, April 1973.
- [5] C. Kittel, <u>Introduction to Solid State Physics</u>, New York: J. Wiley and Sons, 1971.
- [6] P.E. Gray, D. DeWitt, A.R. Boothroyd, and J.F. Gibbons, <u>Physical Electronics and Circuit Models of Transistors</u>, New York: J. Wiley and Sons, 1964.
- [7] A.S. Grove, <u>Physics and Technology of Semi-Conductor Devices</u>, New York: J. Wiley and Sons, 1967.
- [8] S.M. Sze, <u>Physics of Semiconductor Devices</u>, New York: Wiley-Interscience, a Division of John Wiley and Sons, 1969.
- J.E. Solomon, "The Monolithic Operational Amplifier: A Tutorial Study," <u>IEEE Journal of Solid-State Circuits</u>, Vol. SC-9, No. 6, Dec. 1974.
- [10] D.J. Hamilton and W.G. Howard, <u>Basic Integrated Circuit Engineering</u>, New York: McGraw-Hill, 1975.
- [11] K. Fukahori and P.R. Gray, "Computer Simulation of Integrated Circuits in the Presence of Electro-Thermal Interactions," <u>IEEE</u> <u>Journal of Solid State Circuits</u>, December 1976.

[12] P.R. Gray, private communication.

[13] P.R. Gray, D.J. Hamilton, and D.J. Lieux, "Analysis and Design of Temperature Stabilized Substrate Integrated Circuits," <u>IEEE Journal of Solid-State Circuits</u>, Vol. SC-9, No. 2, April 1974.

- [14] R.J. Wildar, "New Development in IC Voltage Regulators," IEEE Journal of Solid-State Circuits, Vol. SC-6, pp. 2-7, Feb. 1971.
- [15] P.R. Gray, "A 15-W Monolithic Power Operational Amplifier," IEEE Journal of Solid-State Circuits. Vol. SC-7, No. 6, pp. 474-480, Dec. 1972.
- [16] Three-Terminal Positive Voltage Regulator, Fairchild Linear Integrated Circuits Data Catalog, Feb. 1973, pp. 5-14.
- [17] R.Q. Lane, J.A. Frazee, and J.R. Butler, "Low-Sensitivity Integrated Multivibrator Design," <u>IEEE Journal of Solid-State Circuits</u>, Vol. SC-8, April 1972.
- [18] L. Stern, <u>Fundamentals of Integrated Circuits</u>, New York: Hayden Book Company, Inc., 1968.
- [19] R.H. MacNeal, "Asymmetrical Finite Difference Networks," <u>Quarterly</u> of <u>Applied Math</u>, October 1953.
- [20] C.A. Desoer and E.S. Kuh, <u>Basic Circuit Theory</u>, New York: McGraw-Hill, 1969.
- [21] G.P. Jessel, "Network Statistics for Computer Aided Design," <u>IEEE</u> <u>Trans. on Circuit Theory</u>, Nov. 1973.
- [22] E. Isaacson and H.B. Keller, Analysis of Numerical Methods, New York: J. Wiley and Sons, 1966.
- [23] G. Cleveland, National Semiconductor Corp., private communication.
- [24] R.C. Dobkin, "Monolithic Temperature Stabilized Voltage Reference with 5 ppm °C Drift," Digest of Technical Papers, 1976 International Solid State Circuits Conference, Philadelphia, Pa., Feb. 1976.
- [25] T.N. Trick, Department of Electrical Engineering, University of Illinois, private communication.
- [26] E. Cohen, "Program Reference for SPICE2," ERL Memo No. ERL-M592, Electronics Research Laboratory, University of California, Berkeley, June 1976.
- [27] H.K. Gummel and H.C. Poon, "An Integral Charge Control Model for Bipolar Transistors," Bell System Technical Journal, Vol. 49, May/June 1970, pp. 829-852.