Copyright © 1973, by the author(s). All rights reserved.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission.

SPICE

by

.

L. W. Nagel and D. O. Pederson

Memorandum No. UCB/ERL M382

12 April 1973

Presented at the 16th Midwest Symposium on Circuit Theory, Waterloo, Ontario, April 12, 1973.

Simulation Program with Integrated Circuit Emphasis (SPICE)

L. W. Nagel and D. O. Pederson

Department of Electrical Engineering and Computer Sciences and the Electronics Research Laboratory University of California, Berkeley, California 94720

Abstract

A new circuit simulation program, SPICE, is described. The simulation capabilities of nonlinear dc analysis, small signal analysis, and nonlinear transient analysis are combined in a nodal analysis program to yield a reasonably general purpose electronic circuit simulation program. Particular emphasis is placed upon the circuit models for the BJT and the FET which are implemented in SPICE.

Research sponsored by the National Science Foundation, Grant GK-17931.

.I. Introduction

The use of a digital computer to simulate the electrical characteristics of electronic circuits has been an important part of circuit design and evaluation since the advent of integrated circuits. The peculiarities of integrated circuit design, such as the need for dc coupling and minimal use of resistances, made hand analysis of even the earliest analog integrated circuits impractical. Increased size and complexity of both analog and digital integrated circuits have made computer simulation an even more important factor in efficient circuit design. A circuit simulation program has an additional advantage at academic institutions, , in that it provides students with a "dry lab" capability. In essence, each student is supplied with his own "workbench" where he can design, build, and test circuits in a fraction of the time and expense that a real laboratory would require. This allows for a more relevant and educational set of assignments than normally would be possible in the time constraints of an academic term.

Because of the several advantages of computer simulation, we have been heavily involved in the development and use of simulation programs for several years. We found available programs to be either too cumbersome or too inefficient for classroom use, and it became necessary to develop our own set of simulation programs. The first program developed at our laboratory was BIAS [1]. The need for a transient analysis capability lead to the development of CANCER [2] and TIME [3]. A new version of TIME, entitled SINC, has been developed by S. P. Fan at our laboratory. Our program SLIC (Simulator for Linear Integrated Circuits) [4] was developed especially for the simulation of analog integrated circuits. The latest program developed at our laboratory is SPICE (Simulation Program with Integrated Circuit Emphasis). This program is an improvement of the CANCER program and is used extensively for classroom instruction and graduate research for the large signal simulation of analog and digital integrated circuits.

II. Description of SPICE

N.

1

1.

SPICE is a general purpose simulation program for integrated circuits. It contains the three basic analysis capabilities which provide the bulk of information of a circuit's performance: a) nonlinear dc analysis, with the provision for "stepping" an input source to obtain a set of static transfer curves, b) small-signal, sinusoidal steady-state analysis, including a noise analysis [5] to evaluate noise performance, c) nonlinear, time-domain, transient analysis. The circuit size limitations for SPICE are 400 nodes, and 200 total elements. of which no more than 100 can be semiconductor devices. A user's guide for the SPICE program is included in the Appendix.

Built-in models are included for the most common semiconductor devices: diodes, bipolar junction transistors (BJT's), junction fieldeffect transistors (JFET's), and metal-oxide-semiconductor field-effect transistors (MOSFET's). The BJT models are based on either the Ebers-Moll [10] or the Gummel-Poon [17] formulations; the models for the FET's are derived from the model of Shichman and Hodges [6].

Because SPICE is used extensively for undergraduate instruction, it was designed to be easy to learn and easy to use. The input language is free format to minimize user errors. Where possible, the program supplies "default" values for circuit parameters that are not specified, so that the beginning user need specify only a few model parameters and program control parameters to effect a simulation. Simulation results are available either as tabular listings of the output variables or as line printer plots. The program contains 8000 Fortran IV statements, and requires 40,000 decimal words of core memory to execute on the CDC 6400 available at the University of California, Berkeley. *

The basic program organization is shown in Figure 1. The circuit is described on a set of punched cards. The program first reads and processes the input deck and checks for input errors. The next step in the simulation is establishing the necessary set of pointers for the sparse matrix routines [7]. These pointers enable the two dimensional Y matrix to be collapsed into a one dimensional vector containing only the nonzero Y-matrix terms. The matrix routines then operate only on the nonzero terms contained in this vector. This saves a substantial amount of core memory and central processor execution time.

The next step in the simulation is the actual analysis. One set of routines is used for the iterative solution of the nodal equations for do analysis or for a given timepoint in the transient analysis [2], and another set of routines is used for the solution of the complex nodal equations in the small signal analysis.

The final simulation step is the output phase, where the appropriate tabular listings and line printer plots are generated.

As mentioned earlier, SPICE is an improvement of the CANCER program, and many of the algorithms used in SPICE are the same as those used in CANCER and discussed in Ref. [2]. In particular, the sparse matrix routines in both CANCER and SPICE are improvements of those originally developed by Berry [7]. The basic Newton iteration algorithm of SPICE and CANCER are the same, and both programs use an implicit, trapezoidal integration formula and a fixed, user supplied timestep for transient analysis. The small-signal, routines are similar, except that a representation of flicker $\left(\frac{1}{\epsilon}\right)$ noise [8] has been added to the noise analysis of SPICE. The actual Fortran coding has been substantially improved in the transition from CANCER to SPICE.

III. BJT Models

•••

-

The most significant development in SPICE is the implementation of adequate device models for the BJT, JFET, and MOSFET. Because the BJT is so important in integrated circuits, the BJT model deserves special attention.

Two BJT models were necessary to accomodate the separate needs for a simple model to be used in classroom use and for a more sophisticated model for graduate research. Both models are represented by the electrical schematic shown in Figure 2. The charge storage elements Q_{BC} and Q_{BC} [9] represent the stored base charge and depletion layer charges. The parasitic elements r, r, r, and C are assumed to be constant. The dc charac-teristics of the simpler model are derived from the familiar Ebers-Moll model [10] with an added representation of basewidth modulation [11]. The dc, intrinsic model is defined by the terminal equations:

An overlaid version can be executed in approximately 25,000 decimal words.

$$I_{C} = I_{S} \left[exp\left(\frac{qV_{BE}}{kT}\right) - exp\left(\frac{qV_{BC}}{kT}\right) \right] \left[1 - \frac{V_{BC}}{V_{A}} \right] - \frac{I_{S}}{\beta_{r}} \left[exp\left(\frac{qV_{BC}}{kT}\right) - 1 \right]$$
$$I_{B} = \frac{I_{S}}{\beta_{f}} \left[exp\left(\frac{qV_{BE}}{kT}\right) - 1 \right] + \frac{I_{S}}{\beta_{r}} \left[exp\left(\frac{qV_{BC}}{kT}\right) - 1 \right]$$

where q is the electronic charge, k is Boltzman's constant, and T is the absolute temperature. The remaining variables, I_S , β_r , β_r , and V_A , are user supplied model parameters. The saturation current, I_S , is the extrapolated intercept current of log (I_C) versus V_{BE} in the forward region and log (I_F) versus V_{BC} in the reverse region as shown in Figure 3. The parameters β_r and β_r are the forward and reverse short circuit current gains, respectively, which are assumed not to vary with operationg point. The parameter V_A , referred to as the "Early voltage", produces a finite value of output conductance, g, due to basewidth modulation. The output conductance is given by the equation:

$$\mathbf{g}_{\mathbf{o}} \equiv \frac{\partial \mathbf{I}_{\mathbf{C}}}{\partial \mathbf{V}_{\mathbf{CE}}} = \frac{\mathbf{I}_{\mathbf{S}}}{\mathbf{V}_{\mathbf{A}}} \left[\exp\left(\frac{q\mathbf{V}_{\mathbf{BE}}}{kT}\right) - \exp\left(\frac{q\mathbf{V}_{\mathbf{BC}}}{kT}\right) \right] + \frac{q\mathbf{I}_{\mathbf{S}}}{kT} \exp\left(\frac{q\mathbf{V}_{\mathbf{BC}}}{kT}\right) \left[1 - \frac{\mathbf{V}_{\mathbf{BC}}}{\mathbf{V}_{\mathbf{A}}} \right] \simeq \frac{\mathbf{I}_{\mathbf{C}}}{\mathbf{V}_{\mathbf{A}}}$$

Hence, output conductance is proportional to I_C, with the constant of proportionality being $(\frac{1}{V})$. A graphical interretation of V_A is shown in **R**ights for the state of **R** and **R**

Figure 4.

The nonlinear charge storage elements Q_{BE} and Q_{BC} are determined by the equations:

$$Q_{BE} = \tau_{F} I_{S} \left[exp \left(\frac{q V_{BE}}{kT} \right) - 1 \right] + C_{jeo} \int_{0}^{V_{BE}} \left[1 - \frac{v}{\phi_{e}} \right]^{-m_{e}} dv$$

$$Q_{BC} = \tau_{R} I_{S} \left[\exp \left(\frac{q V_{BC}}{kT} \right) - 1 \right] + C_{jco} \int_{0}^{V_{BC}} \left[1 - \frac{v}{\phi_{c}} \right]^{-m_{c}} dv$$

Possibly a more meaningful method of expressing these charge storage element equations is the voltage dependent, small-signal capacitance formulae:

-0

$$C_{BE} = \frac{\partial Q_{BE}}{\partial V_{BE}} = \tau_{F} \left(\frac{qI_{S}}{kT} \right) exp \left(\frac{qV_{BE}}{kT} \right) + C_{jeo} \left[1 - \frac{V_{BE}}{\phi_{e}} \right]^{e}$$
$$C_{BC} = \frac{\partial Q_{BC}}{\partial V_{BC}} = \tau_{R} \left(\frac{qI_{S}}{kT} \right) exp \left(\frac{qV_{BC}}{kT} \right) + C_{jco} \left[1 - \frac{V_{BC}}{\phi_{e}} \right]^{e}$$

Charge storage is modeled by two base storage terms, which are characterized by the transit times τ , and τ , and two depletion terms which are characterized by the parameters $C_{,eo}$, $\phi_{,e}$, and m for the emitter depletion region and $C_{,e}$, $\phi_{,e}$, and m for the collector depletion region. For the simple Ebers Moll model, the parameters m and m are fixed at a value of 0.5. The numerical instability of the depletion layer capacitance formulae is avoided by using a linear approximation for depletion capacitance in forward bias.

The simpler Ebers-Moll transistor model lacks a representation of many of the important second order effects present in actual devices; the two most important neglected effects are high level injection, which causes a drop in β_c and β_c and an increase in τ_c and τ_c when high level injection is reached [12, 13, 14], and depletion layer fecombination, which causes a drop in τ_c and τ_c at low levels of collector current [15]. These effects are included in the more complicated BJT model that is implemented in SPICE. This model is an adaptation of the model proposed by Gummel and Poon [16, 17, 18]. The equations for the dc characteristics are:

$$I_{C} = \frac{I_{S}}{Q_{B}} \left[\exp\left(\frac{qV_{BE}}{kT}\right) - \exp\left(\frac{qV_{BC}}{kT}\right) \right] - \frac{I_{S}}{\beta_{RM}} \left[\exp\left(\frac{qV_{BC}}{kT}\right) - 1 \right] - C_{4}I_{S} \left[\exp\left(\frac{qV_{SC}}{n_{c}k^{-}}\right) - \frac{1}{2} \right]$$

$$I_{B} = \frac{I_{S}}{\beta_{FM}} \left[\exp\left(\frac{qV_{BE}}{kT}\right) - 1 \right] + C_{2}I_{S} \left[\exp\left(\frac{qV_{BE}}{n_{e}k^{T}}\right) - 1 \right]$$

$$+ \frac{I_{S}}{\beta_{RM}} \left[\exp\left(\frac{qV_{BC}}{kT}\right) - 1 \right] + C_{4}I_{S} \left[\exp\left(\frac{qV_{BC}}{n_{e}k^{T}}\right) - 1 \right]$$

where the normalized base charge, Q_B , is defined by the equations:

$$q_{1} = 1 + \frac{\overline{v}_{BC}}{\overline{v}_{A}} + \frac{\overline{v}_{BE}}{\overline{v}_{B}}$$

$$q_{2} = \frac{\overline{I}_{S}}{\overline{I}_{k}} \left[\exp\left(\frac{q\overline{v}_{BE}}{kT}\right) - 1 \right] + \frac{\overline{I}_{S}}{\overline{I}_{kr}} \left[\exp\left(\frac{q\overline{v}_{BC}}{kT}\right) - 1 \right]$$

$$q_{B} = \frac{1}{2} \left[q_{1} + \sqrt{q_{1}^{2} + 4q_{2}} \right]$$

The model parameters for the dc portion of the Gummel-Poon model are I_S , $\beta_{\rm rm}$, C_2 , C_4 , n_e , n_c , I_k , $I_{\rm kr}$, V_A , and V_B . The charge storage elements $Q_{\rm BE}$ and $Q_{\rm BC}$ are identical to the SPICE Ebers-Moll model.

The second order effect of depletion layer recombination is included in the model with the two nonideal base current components determined by the parameters C, and n for the emitter depletion region and C, and n for the collector region. This is shown in the graph of I_B against V^C_{BF} shown in Figure 75. Both the effect of basewidth modulation and a simple treatment of high level injection are introduced into the model via the base charge term, Q_B. This is best understood by considering two limiting cases. First, consider the case when Q₂ \approx 0. Then, in the forward region,

$$\mathbf{I}_{C} \approx \frac{\mathbf{I}_{S}}{1 + \frac{\mathbf{V}_{BC}}{\mathbf{V}_{A}} + \frac{\mathbf{V}_{BE}}{\mathbf{V}_{B}}} \quad \exp\left(\frac{q\mathbf{V}_{BE}}{kT}\right) \approx \mathbf{I}_{S} \exp\left(\frac{q\mathbf{V}_{BE}}{kT}\right) \left[1 - \frac{\mathbf{V}_{BC}}{\mathbf{V}_{A}}\right].$$

Hence, the parameter has the same interpretation, for small values of V₀, as it does for the simpler SPICE model. A similar argument holds

for the reverse Early voltage, V_B , in the reverse region. Now consider the case when $Q_1 \approx 1$. Then, in the forward region, with low level injection,

 $\frac{4^{I}s}{I_{k}} \exp\left(\frac{qV_{BE}}{kI}\right) << 1,$

the collector current follows the "ideal" law:

$$\mathbf{I}_{\mathbf{C}} \simeq \mathbf{I}_{\mathbf{S}} \exp\left(\frac{\mathbf{q}\mathbf{v}_{\mathbf{BE}}}{\mathbf{k}\mathbf{T}}\right).$$

For high levels of injection,

$$\frac{4^{I}S}{I_{k}} \exp\left(\frac{qv_{BE}}{kT}\right) >> 1,$$

the collector current becomes "nonideal".

$$\mathbf{I}_{\mathbf{C}} \approx \sqrt{\frac{\mathbf{I}_{\mathbf{k}}}{\mathbf{I}_{\mathbf{S}}}} \exp\left(\frac{\mathbf{q}\mathbf{V}_{\mathbf{B}\mathbf{E}}}{2\mathbf{k}\mathbf{T}}\right).$$

Hence, the emission coefficient changes from 1 (ideal) to 2 as predicted by first order theory [12]. A similar argument holds for the reverse region, where high level injection occurs when

$$\frac{4I_{S}}{I_{kr}} \exp\left(\frac{qV_{BC}}{kT}\right) > 1.$$

٠ - ۲

The parameters I, and I, are termed the forward knee current and the reverse knee current, and can be interpreted as the approximate value of collector current (for forward region) and emitter current (for reverse region) where high level injection becomes significant.

Perhaps more insight into the SPICE Gummel-Poon parameters is obtained by inspection of the <u>asymptotic</u> behavior of the short circuit current gain as shown in Figure 6. The current gain is essentially constant at a value of $\beta_{\rm FM}$ for collector currents greater than I, falls off with a slope of 1 - 1/n for collector currents less than I, and falls off with a slope of -1 for collector currents greater than I, the low current breakpoint, is given by the equation:

$$I_{L} = I_{S} \left[C_{2}^{\beta} F_{M} \right]^{e}$$

This, of course, is only an asymptotic relation. For cases where low level and high level effects overlap, as is true in most transistors, some trial and error is required to obtain the correct parameters.

Although not obvious from the defining equations, the effective transit times of the device, and hence the $f_{\rm T}$ is also dependent upon collector current. The effective forward transit time is given by:

$$\tau_{f}[e_{ff}] = \frac{Q_{BE}}{I_{c}} \cong \tau_{f}Q_{B}$$

Hence, as high level injection is reached, τ_f is no longer constant but instead is directly proportional to Q_B , as shown in Figure 7.

The more complex Gummel-Poon model that is implemented in SPICE has been quite adequate for the graduate research in our laboratory [19]. However, we anticipate the necessity of adding current dependent base resistance [12] and base pushout [17] into the model.

Default and typical values for the Ebers Moll and Gummel-Poon models parameters are given in the Appendix. IV. Circuit examples

•••

The shunt-series feedback amplifier shown in Figure 8 provides an illustrative example of the difference between the two BJT models in an actual circuit simulation. This circuit was simulated using the model parameters shown in Table 1. The graph of the forward current gain against I is superimposed on the symptotic curve shown in Figure 6. For the Ebers-Moll model, β_p was chosen to match the amplifier gain in the Gummel-Poon simulation. The first stage of the circuit operates at a bias current one decade above the lower knee current, I = 1 µA whIle the second stage is biased at 1 mA. The upper knee current I, is 3 mA. Since the circuit is current-driven, the effects of a current-dependent beta are more pronounced than with a voltage-driven circuit.

The dc transfer curve of V against I, for the open loop case $(R_{F1} \text{ and } R_{F2} \text{ removed})$, is shown in Figure 9. The maximum dc swing predicted by the two models differs by 48%, while the small signal gain at zero input differs by about 12%. In the transient analysis, a 0.02 µA (peak-to-peak) sine wave with a frequency of 100kHz was applied to the input. The Ebers-Moll simulation predicted an output voltage of 2.00 volts (peak-to-peak), while the Gummel-Poon simulation predicted an output voltage of 1.78 volts (peak-to-peak).

When the simulation was repeated for the closed loop case $(R_{\rm Fl})$ and $R_{\rm F2}$ are now included; the loop gain is 2.65) the maximum dc swing was of course the same; the small-signal gain differed by about 6% for the two models, and the transient output voltage differed by about 7% for the two models.

The necessity for a more complex BJT model is obviously circuit dependent. The above example was purposefully chosen to accentuate the differences between the two models; in many circuit designs the difference in the predicted waveforms is much less. The central processor time required for these two simulations was 4.6 sec for the Ebers-Moll model and 5.2 sec for the Gummel-Poon model. Of these times, 2.1 sec was required for reading, error checking, matrix setup, and output; the Gummel-Poon model hence requires 25% additional time on a per Newton iteration basis or 13% total additional job time.

Additional simulation execution times are shown in Table 2 for a SN7400 TTL inverter and in Table 3 for the μA 741 operational amplifier. Both of these examples used the Ebers-Moll transistor model. These times were observed on the CDC 6400 computer available at the University of California Computer Center at Berkeley.

V. FET Models

The increasing use of the MOSFET device in digital integrated circuits, and to a lesser extent the JFET device in analog integrated circuits, necessitated the inclusion of suitable models for these two devices. The circuit schematic for the JFET model used in SPICE is shown in Figure 10. The two parasitic ohmic resistances, r_d and r_g , are assumed to be constant. The equation for internal drain current, I_D , is taken as a simple squarelaw relation with an added parameter to model channel width modulation [6]. The piecewise relations for the various regions of operation of the JFET are:

I.

$$\mathbf{I}_{D} = \begin{cases} \mathbf{0} & \mathbf{v}_{GS} - \mathbf{v}_{TO} \\ \beta (\mathbf{v}_{GS} - \mathbf{v}_{TO})^{2} (1 + \lambda \mathbf{v}_{DS}) & \mathbf{0} < \mathbf{v}_{GS} - \mathbf{v}_{TO} \\ \beta \mathbf{v}_{DS} [2(\mathbf{v}_{GS} - \mathbf{v}_{TO}) - \mathbf{v}_{DS}] (1 + \lambda \mathbf{v}_{DS}) & \mathbf{0} < \mathbf{v}_{DS} < \mathbf{v}_{GS} - \mathbf{v}_{TO} \end{cases}$$

$$\mathbf{I}_{D} = \left\{ \begin{array}{l} 0 & \mathbf{v}_{GD} - \mathbf{v}_{TO} < 0 \\ -\beta (\mathbf{v}_{GD} - \mathbf{v}_{TO})^{2} (1 - \lambda \mathbf{v}_{DS}) & 0 < \mathbf{v}_{GD} - \mathbf{v}_{TO} < -\mathbf{v}_{DS} \\ \beta \mathbf{v}_{DS} [2(\mathbf{v}_{GD} - \mathbf{v}_{TO}) + \mathbf{v}_{DS}] (1 - \lambda \mathbf{v}_{DS}) & 0 < -\mathbf{v}_{DS} < \mathbf{v}_{GD} - \mathbf{v}_{TO} \end{array} \right\}$$

The three dc parameters which determine the JFET operation are V_{TO} , β , and λ . The parameter V_{TO} , which is always negative for JFET's, is most commonly referred to as the "pinchoff" voltage.* The parameters β and V_{TO} are probably best understood by examining the graph of transconductance, g_m , as a function of V_{CS} (in the forward, saturated region) as shown in Figure 11. The transconductance is assumed to be a linear function of V_{CS} with a slope of 28. The parameter λ is analogous to the parameter V_A for BJT's. The output conductance of the device, in the forward saturated region, is given by the equation:

$$B_d \text{ sat} = \beta \lambda (V_{GS} - V_{TO})^2 \simeq \lambda I_D$$

Hence, the output conductance is assumed to vary linearly with drain current, with the constant of proportionality being λ . The graphic interpretation of the parameter is shown in Figure 12.

The two gate junctions are modeled as ideal diodes with the following defining equations:

 $I_{GS} = I_{S} \left[\exp\left(\frac{qV_{GS}}{kT}\right) - 1 \right]$ $I_{GD} = I_{S} \left[\exp\left(\frac{qV_{GD}}{kT}\right) - 1 \right]$

The charge storage elements, Q_{GS} and Q_{GD} , are modeled as ideal, step junction depletion capacitances. Because the gate junctions are normally reverse biased, the diffusion charge storage mechanism is omitted. The charge storage elements are defined by the equations:

^{*}V is assumed to be negative for all depletion mode devices irrespective of channel polarity.

$$Q_{GS} = C_{GSO} \qquad \int_{0}^{V_{GS}} \frac{dV}{\left(1 - \frac{V}{\phi_{\beta}}\right)^{1/2}}$$
$$Q_{GD} = C_{GDO} \qquad \int_{0}^{V_{GD}} \frac{dV}{\left(1 - \frac{V}{\phi_{\beta}}\right)^{1/2}}$$

As for the depletion capacitances in the bipolar models, these charge storage elements can also be expressed in terms of the voltage dependent, small signal capacitances:

$$c_{GS} = c_{GSO} \left[1 - \frac{v_{GS}}{\phi_{\beta}} \right]^{-1/2}$$
$$c_{GD} = c_{GDO} \left[1 - \frac{v_{GD}}{\phi_{\beta}} \right]^{-1/2}$$

The MOSFET model used in SPICE is very similar to the model proposed by Shichman and Hodges.^[6] Although more sophisticated models for the MOSFET device have been proposed,^[23,24], we have found this model adequate for our investigations. It includes a representation of the effect of substrate bias on gate threshold voltage and a representation of the effect of channel width modulation. The circuit schematic for the SPICE MOSFET model is shown in Figure 13. The internal drain current generator, ID, is given by the following piecewise equations for all regions of operation of the MOSFET device:

•

 $V_{DS} > 0$ (forward region)

$$v_{TE} = v_{TO} + \gamma \left[\sqrt{\phi - v_{BS}} - \sqrt{\phi} \right]$$

$$v_{GS} - v_{TE} < 0$$

$$v_{GS} - v_{TE} < 0$$

$$v_{GS} - v_{TE} < 0$$

$$0 < v_{GS} - v_{TE} < v_{DS}$$

$$\beta (v_{GS} - v_{TE})^2 (1 + \lambda v_{DS})$$

$$0 < v_{GS} - v_{TE} < v_{DS}$$

$$\beta v_{DS} [2 (v_{GS} - v_{TE}) - v_{DS}] (1 + \lambda v_{DS})$$

$$0 < v_{DS} < v_{GS} - v_{TE}$$

II.

V_{DS} < 0 (reversed region)

$$v_{TE} = v_{TO} + \gamma \left[\sqrt{\phi - v_{BD}} - \sqrt{\phi} \right]$$

$$I_{D} = \begin{cases} 0 & v_{GD}^{-} v_{TE}^{<0} \\ -\beta (v_{GD}^{-} v_{TE}^{-})^{2} (1 - \lambda v_{DS}^{-}) & 0 < v_{GD}^{-} v_{TE}^{-} v_{DS}^{-} \\ \beta v_{DS}^{[2} (v_{GD}^{-} v_{TE}^{-}) + v_{DS}^{-}] (1 - \lambda v_{DS}^{-}) & 0 < -v_{DS}^{<} v_{GD}^{-} v_{TE}^{-} \end{cases}$$

The five dc parameters which determine the operating characteristics of the MOSFET are: V_{TO} , β , λ , γ and ϕ . The interpretation of the parameters V_{TO} , β and λ is similar to the interpretation of these parameters for the JFET. In the case of the MOSFET, V_{TO} is positive for an enhancement mode device (the usual case) and negative for a depletion mode device. The actual threshold voltage of the device depends on the substrate bias, as shown in the graph of V_{TE} against V_{BS} in Figure 14. The parameters γ and ϕ determine the actual shape of this curve. The parameter V_{TO} is the zero substrate bias value of threshold voltage. The two substrate (bulk) junctions are modeled by ideal diodes with

the following defining equations:

$$I_{BS} = I_{S} \left[\exp\left(\frac{qV_{BS}}{kT}\right) - 1 \right]$$
$$I_{BD} = I_{S} \left[\exp\left(\frac{qV_{BD}}{kT}\right) - 1 \right]$$

The charge storage effects in the MOSFET device are modeled by five capacitances. The capacitors C_{GD} , C_{GS} , and C_{GB} are assumed to be constant. The charge storage elements Q_{BD} and Q_{BS} are treated as ideal, step junction depletion capacitances. Since the substrate junctions are normally reverse biased, the diffusion charge storage mechanism is omitted. These two charge storage elements are defined by the equations:

$$Q_{BD} = C_{BDO} \int_{0}^{V_{BD}} \frac{dV}{[1 - \frac{V}{\phi_{B}}]^{1/2}}$$

$$Q_{BS} = C_{BSO} \int_{0}^{V_{BS}} \frac{dV}{[1 - \frac{V}{\phi_{B}}]^{1/2}}$$

These elements can also be expressed in terms of the voltage dependent, small signal capacitances:

$$c_{BD} = c_{BDO} \left[1 - \frac{V_{BD}}{\phi_B} \right]^{-1/2}$$
$$c_{BS} = c_{BSO} \left[1 - \frac{V_{BS}}{\phi_B} \right]^{-1/2}$$

We have found these PET models quite adequate for both instructional use and research. To attain reasonable convergence in the dc analysis it is necessary to limit the change in $V_{\rm GS}$ and $V_{\rm GD}$ from iteration to iteration, just as it is necessary to limit junction voltage changes.^[2] We have found an acceptable limit to be $0.1 + |V_{\rm TO}|$ (volts). The gate junctions for JFET's and the substrate junctions for MOSFET's are modeled by an equivalent conductance

۰.۹

<u>.</u>

$$g_{eq} = \frac{q I_S}{kT}$$

in the reverse bias region (where they normally operate). With these precautions, we have found the convergence proparties of the FET models to be comparable to those of the BJT models.

Default and typical values for JFET and MOSFET model parameters are shown in the Appendix.

VI. Conclusions

The implementation of suitable device models for the BJT and FET's, coupled with improved program coding and organization, has provided us with a simulation program which is much more powerful and efficient than

its predecessor, CANCER. However, one can never assume that a simulation program is complete, and we forsee many enhancements for SPICE at the time of this writing.

The most desirable addition to the program is a reliable timestep control in the transient analysis. Our program SINC has a timestep control which is based on the iteration count at each timepoint; however, we have found this method not totally satisfactory in controlling the stability properties of the trapezoidal method. Instead, it is necessary to estimate and control the truncation error at each timepoint to obtain a satisfactory transient solution. Because of the method in which an integration algorithm is implemented in a nodal analysis program [2, 20], the use of variable order integration methods [21, 22] constitute a tremendous increase in the program code. Furthermore, our research has shown that higher order integration algorithms are poorly suited to the highly nonlinear digital logic circuits because of their inherent poor stability properties. The major problem in a timestep control is the estimation of truncation error, which amounts to numerical differentiation. Since higher order formulae require estimation of higher order derivatives, a reliable estimation of truncation error can only become more difficult as order is increased. At this time, it appears that a single order, probably Euler or Trapezoidal, is the most reliable and efficient integration algorithm to use in a nodal analysis program.

VII. Acknowledgements

We are pleased to acknowledge the contributions and valuable dis-Cussions of S. Chisholm, R. I. Dowell, S. P. Fan, I. E. Getreau, D. A. Hodges, W. J. McCalla, R. G. Meyer, and R. A. Rohrer. We also gratefully acknowledge the many hours of computer time provided us by the Computer Center of the University of California, Berkeley, without which it would have been impossible to develop SPICE. The work on SPICE has been supported by the National Science Foundation, Grant GK-17931.

ADDENDUM

Flicker Noise Analysis in SPICE

The ability to simulate flicker noise sources in the noise analysis of SPICE (refer to IEEE Journal of Solid State Circuits, August 1971, pp. 204-215) has been added to SPICE. Flicker noise is included by adding another term to the current generators for the devices: a. Junction diodes

$$i_{D}^{2} = 2q I_{D} \Delta f + \frac{KI_{D}^{a}}{f} \Delta f$$

ij

b. Bipolar Junction Transistors

$$i_B^2 = 2q I_B \Delta f + \frac{KI_B^a}{f} \Delta f$$

c. Field effect transistors (both JFET's and MOSFET's).

$$i_{\rm DS}^2 = 4kT(\frac{2}{3}g_{\rm m}) \Delta f + \frac{KI_{\rm D}^a}{f} \Delta f$$

For bipolar devices, our measurements have shown that a=1 for npn devices and a=1.5 for pnp devices, and $K=6.6 \times 10^{-16}$ for npn devices and 0.3×10^{-13} for pnp devices (these measurements are for the devices in a 741 operational amplifier, but should be representative of monolithic devices in general).

Operationally, the flicker noise parameters are defined on the .MODEL card by setting two parameters:

FNK	Flicker noise coefficient	Default=0.0
FNA	Flicker noise exponent	Default=0.1

These parameter names are the same for all four devices. Hence, a model card for an npn transistor, with flicker noise, might look like:

.MODEL M1 NPN BF=35 RB=100 RE=0.1 IS=1.5E-15 FNK=6.6E-16 FNA=1.0

External Models in SPICE

•••

The ability to define an arbitrary device which contains allowable elements has been included in SPICE (versions 1G and later). Hence the gate shown in Figure 1 could be defined to be an element in SPICE just as a bipolar device is a model in SPICE. The restrictions are:

a. External models cannot be nested, that is, an external model cannot contain an external model.

b. An external model cannot have more than 20 external nodes (the gate on the following page has 5 external nodes and three internal nodes).

To define an external model, a group of cards is required. The first card is a .MODEL card which contains the word .MODEL, the name of the model, the letter X, and the external nodes of the device. The following cards are the set of element cards which define the model card, and the last card is a .FINIS card, which contains simply the word .FINIS. The following group of cards defines the TTL gate shown in Figure 1.

.MODEL TTLGATE X 1 2 3 4 5 Q1 6 8 1 M1 Q2 6 8 2 M1 Q3 6 8 3 M1 Q4 4 6 7 M1 Q5 4 7 0 M1 R1 5 4 1K R2 7 0 1.5K R5 5 8 4K .MODEL M1 NPN BF=80 RB=50 TF=0;1NS TR=10NS CJC=0.3PF CJE=0.5PF .FINIS

Once the model has been defined, it can be referenced just as an internal built-in model is referenced. The "device" name must begin with the letter X. The device is specified by the name, the external nodes, and the model name. For example, the logic circuit shown in Figure 2 could be simulated by the following group of cards:

EXAMPLE LOGIC CIRCUIT VCC 10 0 DC 5 VIN1 1 O PULSE O 5 10NS 10NS 10NS 100NS VIN2 2 0 PULSE 0 5 200NS 10NS 10NS 100NS XG1 1 1 1 3 10 TTLGATE XG2 1 1 2 4 10 TTLGATE XG5 5 2 4 5 10 TTLGATE .OUT V5 5 0 PLOT TRAN .TRAN 5NS 500NS .MODEL TTLGATE X 1 2 3 4 5 ...Q1 6 8 1.M1 Q2 6 8 2 M1 Q3 6 8 3 M1 Q4 4 6 7 M1 Q5 4 7 0 M1 R1 5 4 1K ' R2 7 0 1.5K R3 5 8 4K .MODEL M1 NPN BF=80 RB=50 TF=0.1NS TR=10NS CJC=0.3PF CJE=0.5PF .FINIS .END

DC Sensitivity Analysis in SPICE

A dc sensitivity analysis capability was also included in SPICE (versions IG and later) but never documented. This option is used to obtain the dc, small-signal sensitivities of a given output variable with respect to every circuit value. The general format for sensitivity analysis is:

.SENS ovar 1 ovar 2 ... ovar 10

Note that from one to ten outputs can be specified. Only one .SENS card should be used in a deck. The syntax for the output variables (ovar 1 ... ovar n) is identical to the syntax for output variables in the .OUTPUT card.

Examples:

;

•

.SENS VI 1 0 V2 2 0 IX VCC

If a .SENS card is included in the SPICE data deck, the program will compute the dc, small-signal sensitivities (derivatives) at each specified output variable with respect to every circuit value (including the dc parameters for BJT model and diode model). There is no way of selecting specific sensitivities. In the first example, the program will compute and print the derivative of the voltage between node 3 and node 2 with respect to every circuit parameter.





SPICE 10. (1 Mar 74)

•

The latest version of SPICE, SPICE 1Q, is now released. Versions 1M, 1N, 10, and 1P were all local versions, so 1Q is the replacement version for SPICE 1L. In contains the following modifications:

- Overlay organization The program structure has been modified slightly to readily accomodate an overlay structure. The program requires a 60000 octal region to execute on the CDC 6400 computer at the University of California, Berkeley.
- Distortion analysis A new analysis algorithm for computing the small-signal distortion performance of a linear circuit has been implemented. For further details on the theory of distortion analysis, see <u>Trans. IEEE</u>, Vol. CT-7, November 1973, pp. 709 - 717 and pp. 742 - 746.
- 3. Revised .OUTPUT control card To accomodate distortion analysis; and to add some flexibility to the AC analysis output, the .OUTPUT format has been modified.
- 4. Assembly language matrix routines The matrix decomposition and solution routines have been recoded in COMPASS
 ______assembly_language. For CDC users, this results in a savings of 10% 40%. For non-CDC users, the FORTRAN code has been included, as comments, in the assembly routines, and can be easily reinstated.
- 5. Addition of the .RUN card The .RUN control card has been added to allow the printing of various execution statistics (matrix structure, number of iterations, and timing data for each phase of a simulation).
- 6. FET convergence The routines for JFET's and MOSFET's have been modified to improve the convergence of simulations involving JFET's and MOSFET's.
- 7. Small-signal dc transfer curve errors An error in the computation of the dc, small-signal input resistance, transfer function, and output resistance has been corrected.
- 8. Gummel-Poon temperature dependence An error that caused the saturation currents in the Gummel-Poon transistor model to be computed incorrectly (as a function of temperature) has been corrected.

 Voltage source polarity error - An error that caused the polarity of voltage sources to sometimes be reversed has been corrected.

SPICE 1Q INPUT FORMAT CHANGES

1. Distortion analysis

i .

SPICE will compute the distortion characteristics of the circuit in a small-signal mode as a part of the ac small-signal sinusoidal steady-state analysis if requested. The analysis is performed assuming that signals of two frequencies are imposed at the input; let the two frequencies be f_1 and f_2 .

The program then computes the following distortion measures:

- HD2 The magnitude of the frequency component 2 f_1 assuming that f_2 is not present.
- HD3 The magnitude of the frequency component 3 f₁ assuming that f₂ is not present.
- ...SIM2 ... The magnitude of the frequency component $f_1 + f_2$
 - DIM2 The magnitude of the frequency component $f_1 f_2$
 - DIM3 The magnitude of the frequency component $2f_1 f_2$

All of these distortion measures can be computed at each frequency point (value of f_1) and printed or plotted (either as REAL and IMAG, or as MAG, DB, and PHASE) just as any other output variable. In addition, at specified frequencies, the contribution of every nonlinear device to the total distortion can be printed.

Distortion analysis is specified on the .AC card:

.AC DEC 10 1 10KHZ DISTO RLOAD INTER REFPWR SKW2 SPW2

any legal freq variation format optional - defaults supplied if not specified

WHERE:

RLOAD - The name of the output load resistor into which all distortion power products are to be computed (must be specified).

- INTER The interval at which the summary printout of the contributions of all nonlinear devices to the total distortion is to be printed. Zero implies no printout, 1 implies every point, 2 implies every other point, 3 implies every third point, and so on. Defaults to zero if not specified.
- REFPWR The reference power level used in computing the distortion products. If not specified, a value of 1 mW (that is, dBm) is used.
- SKW2 The ratio of f_2 to f_1 . If not specified, a value of 0.9 is used (i.e., $f_2 = 0.9 f_1$).
- SPW2 The amplitude of f₂. A value of 1.0 is used if not specified.

EXAMPLE: .AC DEC 10 1.0 100K DISTO RL 2 1.0E-3 0.95 0.75

2. Output options (.OUTPUT card)

•

Some new options have-been added to the .OUTPUT card to accomodate distortion analysis and improve output for AC analysis:

QUIPUT VXXXXXX N1 N2 . PRINT (options) .PLOT (options)

	TYPEYY	Vuvvvv						
•	ONOISE RINOISE	• 3 3 3 3 3 3	either pri be deleted	nt or	plot	or	both	can
	HD2							••
	HD3 SIM2							
	DIM2							
	SIM3			-				

The output variable VXXXXXX is a voltage output (N1 is the positive node, and N2 is the negative node), IXXXXXX is a current output (Vyyyyyy is the voltage source the current is flowing in), ONOISE is the output noise computed in the noise analysis, RINOISE is the reflected input noise computed in the noise analysis, and HD2, HD3, SIM2, DIM2, and DIM3 are the distortion measures mentioned in distortion analysis.

The options available are:

DC	dc analysis output
TR	transient analysis output
MAG	ac analysis output, magnitude
DB .	ac analysis output, magnitude (in dB)
Phs	ac analysis output, phase
RE	ac analysis output, real part
IM	ac analysis output, imaginary part

Some output examples:

To plot a transient response of node voltage 4

.OUTPUT V4 4 0 PLOT TR

To print and plot the dc transfer curve for node voltage 17 and the bode plot for node voltage 17

.OUTPUT V17 17 O PRINT DC MAG DB PHS PLOT MAG DB PHS DC

To plot the output noise and equivalent input noise in both volts and dB:

.OUTPUT ONOISE PLOT MAG DB .OUTPUT RINOISE PLOT MAG DB

To plot the distortion measures HD2, HD3, DIM2, and DIM3:

.OUTPUT HD2 PLOT DB PHS .OUTPUT HD3 PLOT DB PHS .OUTPUT DIM2 PLOT DB PHS .OUTPUT DIM3 PLOT DB PHS

MUTUAL INDUCTORS

SPICE 1Q also contains provision for specifying a coupling between inductors in the circuit. A mutual inductance is specified by the following card: UXXXXX Lyyyyyy Lzzzzz value The name must begin with a U. Lyyyyyy and Lzzzzz are the two coupled inductors, and 'value' is the value of mutual inductance between the inductors. The coefficient of coupling, k, is defined by:

 $k = \frac{M}{L_1 L_2}$

where H is the mutual inductance, and L₁ and L₂ are the values of inductance for the two coupled inductors. This coefficient of coupling must always be less than unity in absolute value. A negative value of M inverts the direction in which current flows. The following data deck defines an ac analysis of the simple transformer cir-

cuit shown below.

TEST OF MUTUAL INDUCTANCE 11 0 1 AC 1 RIN 1 0 1K L1 1 0 1UH L2 2 0 1UH U12 L1 L2 0.99UH RLOAD 2 0 1K .AC DEC 10 10 100KHZ .OUTPUT V1 1 0 PLOT MAG PHS .UTPUT V2 2 0 PLOT MAG PHS .END



TYPICAL BJT AND FET PARAMETERS

For bipolar transistors, forward and inverse current gains, output conductance or Early voltage, and emitter saturation current are measured at a typical active region operating point. Collector series resistance is measured at a typical saturated region operating point. Base series resistance is calculated from mask dimensions and base sheet resistance. The three depletion layer capacitances are calculated at zero bias from mask dimensions and process specifications. Forward and inverse transit times are calculated from these capacitances (under bias) and measured values of forward and inverse current gain-bandwidth (f_T), taken at a typical operating point. These eleven paramenters are adequate to characterize integrated circuit bipolar transistors in almost all analog and digital applications. Representative values for a small IC transistor are given in Table I.

Once these parameters are known for one transistor made by a given process, parameters for devices of differing mask geometry may be determined without further measurements. Current gains, Early voltage, and transit times are to first order independent of mask geometry for npn IC transistors. Emitter saturation current, junction capacitances, and series resistances are simple functions of mask dimensions and process specifications. The most troublesome parameters in this scaling process are the inverse current gain and inverse transit time; due to the trend toward non-saturating and Schottky clamped circuits, the significance of these parameters is decreasing. In such circuits, inverse parameters have virtually no influence on circuit performance.

-12k-

This approach to modeling bipolar IC components usually will produce circuit simulation results accurate to within .05 V in DC levels and to within 10% in time and frequency domain characteristics. Substantially more effort is needed to reduce errors by a factor of two.

A similar approach works well for MOS transistor model parameter determination. A sample device made by the chosen process is evaluated. Threshold voltage, gain factor (k or Beta), body effect coefficient, and output conductance or Early voltage are measured. The five interelectrode capacitances are calculated from mask dimensions and process specifications. Source-body and drain-body capacitances are those of normal pn junctions. Gate area and oxide capacitance determine the total capacitance from gate to source, body, and drain. This capacitance may be divided into two or three parts. For static MOS circuits, dividing this capacitance into equal, constant gate-source and gatedrain components is simple and adequate. For dynamic circuits (particularly the ratioless type), gate capacitance should be divided into three voltage-dependent parts. Representative parameters for a small pchannel silicon-gate MOS transistor are shown in Table II.

Parameters for other MOS transistors, differing in mask geometry from the sample device, are obtained by scaling. Gain factor and capacitances are simple functions of geometry; the other parameters are independent of geometry in first-order approximation.

-122-

FORWARD BETA			100
INVERSE BETA	•	•	5-16
EMITTER SATURATION CURRENT	•		2 X 10 A 50 V
EARLY VOLTAGE		•	50 0
COLLECTOR SERIES RESISTANCE			50 M
BASE SERIES RESISTANCE			50 n
FORWARD TRANSIT TIME	•	• :	0.3 nS
INVERSE TRANSIT TIME	•		. 10 nŚ
FMITTER JUNCTION CAPACITANCE	•		0.5 pF
COLLECTOR DINCTION CAPACITANCE			• 0.5 pF
SUBSTRATE JUNCTION CAPACITANCE		• •	. 1.0 pF

TABLE I

....



TABLE II

REFERENCES

. . .

- [1] W. J. McCalla and W. G. Howard, Jr., "BIAS-3 -- A Program for the Nonlinear DC Analysis of Bipolar Transistor Circuits, "<u>IEEE J.</u> <u>Solid State Circuits</u>, vol. SC-6, Feb. 1971, pp. 14-19.
- [2] L. Nagel and R. Rohrer, "Computer Analysis of Nonlinear Circuits, Excluding Radiation (CANCER)," <u>IEEE J. Solid State Circuits</u>, vol. SC-6, Aug. 1971, pp. 166-182.
- [3] F. S. Jenkins and S. P. Fan, "TIME -- A Nonlinear DC and Time Domain Circuit Simulation Program," <u>IEEE J. Solid State Circuits</u>, vol. SC-6, Aug. 1971, pp. 182-188.
- [4] T. E. Idleman, F. S. Jenkins, W. J. McCalla, and D. O. Pederson, "SLIC -- A Simulator for Linear Integrated Circuits," <u>IEEE J.</u> <u>Solid State Circuits</u>, vol. SC-6, Aug. 1971, pp. 188-203.
- [5] R. A. Rohrer, L. W. Nagel, R. Meyer, and L. Weber, "Computationally Efficient Electronic Circuit Noise Calculations," <u>IEEE J. Solid</u> <u>State Circuits</u>, vol. SC-6, Aug. 1971, pp. 204-213.
- [6] H. Shichman and D. A. Hodges, "Modeling and Simulation of Insulated-Gate Field-Effect Transistor Switching Circuits," <u>IEFE J. Solid</u> State <u>Circuits</u>, vol. SC-3, Sept. 1968, pp. 285-289.
- [7] R. D. Berry, "An Optimal Ordering of Electronic Circuit Equations for a Sparse Matrix Solution," <u>IEEE Trans. Circuit Theory</u>, vol. CT-18, Jan. 1971, pp. 40-50.
- [8] R. Meyer, L. Nagel, and S. I. Lui, "Computer Simulation of (¹/_f) Noise Performance of Electronic Circuits," to appear, <u>IEEE J. Solid</u> <u>State Circuits</u>, Dec. 1973.
- [9] P. E. Gray, et al., Physical Electronics and Circuit Models of Transistors, SEEC, Vol. II, Wiley, Chicago, 1964.
- [10] J. J. Ebers and J. L. Moll, "Large Signal Behavior of Junction Transistors," <u>Proc. IRE</u>, vol. 42, Dec. 1954, pp. 1761-1772.
- [11] J. M. Early, "Effects of Space-Charge Layer Widening in Junction Transistors," Proc. IRE, vol. 46, Nov. 1952, pp. 1141-1152.
- [12] W. M. Webster, "On the Variation of Junction Transistor Current Gain Amplification Factor with Emitter Current," <u>Proc. IRE</u>, vol. 42, June 1954, pp. 914-920.

- [13] C. T. Kirk, Jr., "A Theory of Transistor Cutoff Frequency (f₁) at High Current Densities," <u>IRE Trans. Electron Devices</u>, vol. ED-9, Mar. 1962, pp. 164-174.
- [14] R. J. Whittier and D. A. Tremere, "Current Gain and Cutoff Frequency Falloff at High Currents," <u>IEEE Trans. Electron Devices</u>, vol. ED-16, Jan. 1969, pp. 39-57.

•

•

- [15] C. T. Sah, R. N. Noyce, and W. Shockley, "Carrier Generation and Recombination in p-n Junctions and p-n Junction Characteristics," Proc. IRE, vol. 45, Sept. 1957, pp. 1228-1243.
- [16] H. K. Gummel, "A Charge Control Relation for Bipolar Transistors," Bell System Tech. J., vol. 49, Jan. 1970, pp. 115-120.
- [17] H. K. Gummel and H. C. Poon, "An Integral Charge Control Model of Bipolar Transistors," <u>Bell System Tech. J.</u>, vol. 49, May/June 1970, pp. 827-852.
- [18] R. I. Dowell, "Automated Biasing of Integrated Circuits," Ph.D. Thesis, University of California, Berkeley, March 1972.
- [19] I. E. Getreau, "Low-Voltage, Micropower Integrated Amplifiers," Ph.D. Thesis, University of California, Berkeley, March 1972.
- [20] W. J. McCalla and D. O. Pederson, "Elements of Computer-Aided Circuit Analysis," <u>IEEE Trans. Circuit Theory</u>, vol. CT-18, June 1971, pp. 14-26.
- [21] C. W. Gear, "The Automatic Integration of Stiff Ordinary Differential Equations," <u>Information Processing</u> 68, A. J. H. Morrell, Ed., Amsterdam, the Netherlands, 1969, pp. 187-193.
- [22] R. K. Brayton, F. G. Gustavson, and G. D. Hachtal, "The Use of Variable-Order Variable-Step Backward Differentiation Methods for Nonlinear Electrical Networks," <u>New Mexico 1971 International</u> <u>IEEE Conf. Systems, Networks, and Computers</u>, Oaxtepec, Mexico, pp. 102-106.
- [23] D. Frohman-Bentchskowsky and L. Vadasz, "Computer-Aided Design and Characterization of Digital MOS Integrated Circuits," <u>IEEE J. Solid</u> <u>State Circuits</u>, vol. SC-3, Sept. 1968, pp. 285-289.
- [24] A. S. Grove, <u>Physics and Technology of Semiconductor Devices</u>, New York, Wiley, 1968.

TABLE 1

·

BJT MODEL PARAMETERS FOR SHUNT-SERIES FEEDBACK AMPLIFIER

EBERS-MOLL

•

GUMMEL-POON

R	75	β _{EM}	100
°F R	1	β _{PM}	1
r T	1.0×10^{-14}	Is	1×10^{-14}
-S -	0	r	0
ъ -	0	r	0
¹ c	0	r_	0
Le -	1 ns	e Ca	100
¹ F	• 0	2 I,	3mA
TR	0	K D	2
CS CS	0	C.	0
Cjeo	l nF	-4 I	infinite
^C jc ⁰	- <i>r</i> - 1	-kR n	2
• _e	1	С Т	1 ns
¢c	50	'F	. 0
VA		'R C	0
		ČC8 C	0
		^c je ^o	1pF
		jco	50
		V _A	Ju Infinite
		V _B	10110100
		¢ _e	1 1
		De e	0.5
		• _c	1
		The second se	0.5

TABLE 2

/

EXECUTION TIMES FOR SN7400 TTL INVERTER (27 NODES, 8 BJT'S, 101 TIMEPOINTS)

0.42 sec
0.08 sec
0.52 sec (22)
7.26 вес . (340)
0.92 Bec

TOTAL

. . .

•

9.20 sec

TIME PER NEWTON ITERATION:21.4 msecTIME PER NEWTON INTERATION PER BJT:2.7 msec

TABLE 3

ï

EXECUTION TIMES FOR 741 OP AMP (49 NODES, 22 BJTS, 101 TIMEPOINTS)

READIN	0.8 sec
SETUP	0.5 sec
DC ANALYSIS (ITERATIONS)	0.9 sec (12)
TRANSIENT (ITERATIONS)	13.6 вес (203)
OUTPUT	0.9 sec

16.7 sec

TOTAL

.

•

TIME PER NEWTON ITERATION:67 msecTIME PER NEWTON INTERATION PER BJT:3 msec



. _

••

•

• •

Figure 1

.





~10~



:





Figure 5



÷

.:

•

Figure 8

Figure 11

-30-

Figure 14

COLLECE OF ENCINEERING DEPARTWENT OF ELECTRICAL ENGINGERING AND COMPUTER SCIENCES UNIVERSITY OF CALIFORNIA

•

W MAGEL D PEDERSON 20

25 APR 73

USERS GUIDE FOR SPICE 1

SPICE IS A GENERAL PURPOSE CIRCUIT SIMULATION PROGRAM FOR NONLINEAR DC. Nonlinear transient. And Linear ac Analysis. Circuits May contain resistors. Capacitors. Inductors. Independent Voltage and current sources. Voltage Dependent current sources. And the four Most common semiconductor devices? BJTS, Diddes. Jfets and Mosfets.

; :

> SPECFIES ONLY THE PERTIMENT MODELS FOR THE SEMICOMOUCTOR DEVICES. AND THE USER SPECIFIES ONLY THE PERTIMENT MODEL PARAMETER VALUES. TWO MODELS ARE AVAILABLE FOR THE 0JT. THE SIMPLER MODEL IS DASED ON THE EBERS-MOLL MODEL AND INCLUDES CHARGE STIMAGE EFFECTS. OMMIC RESISTANCES. AND A CURRENT DEPENDENT OUTPUT CHARGE STIMAGE EFFECTS. OMMIC RESISTANCES. AND A CURRENT DEPENDENT OUTPUT CANALTANCE. A MODEL BASED ON THE INTEGRAL CHARGE MODEL OF GUMMEL AND PJON IS CONDUCTANCE. A MODEL BASED ON THE INTEGRAL CHARGE MODEL OF GUMMEL AND PJON IS ALSO AVAILABLE FOR PROBLEMS WHICH REQUERE A MORE SOPHISTICATED 0JT MODEL. THE ALSO AVAILABLE FOR PROBLEMS WHICH REQUERE A MORE SOPHISTICATED 0JT WODEL. THE DIODE MODEL CAN DE USED FOR EITHER JUNCTION 010DES OR SHOTTAY DARRIER DIODES. HODGES. I i

į

:

!

•

:

:

PROGRAM LINITATIONS

İ

I

INDEPENDENT VOLTAGE DA CUARENT SOURCES. ONLY 5 INDEPENDENT SOURCES CAN de time dependent for transient analysis. DUTPUT VARIABLES. AN DUTPUT VARIABLE IS EITHER A MODE TO NODE VOLTAGE da a current through an independent voltage source. Output variables may be printed in tabular form, plotted as line printer plots. Or both. Only 5 dutput variables can be used in the ac small signal analysis. MODES, INCLUDING INTERNAL DEVICE NODES. EACH NOWZERO DHMIC RESISTANCE In a device will generate an internal node. For example, a cigcuit with 35 user specified nodes and 10 bjis with nonzero base and collector resistances will contain 55 nodes. TOTAL ELEMENTS. INCLUDING DEVICES AND INDEPENDENT SOURCES. DEVICES (DJTS, DIODES, JFETS, AND MOSFETS). 002 2 80 5 8 ;

SETS OF MODEL PARAMETERS FOR DEVICES. 20 • :

TYPES OF ANALYSIS

---- DC ANALYSIS

THE DC ANALYSIS PORTION OF SPICE DETERMINES THE DC OPERATING POINT DF THE CINCUIT WITH INDUCTORS SHORTED AND CAPACITURS OPENED. A DC ANALYSIS IS AUTOMATICALLY PERFORMED PRIOR TO A TRANSIENT ANALYSIS TO DETERMINE THE TRANSIENT INITIAL CONDITIONS, AND PRIOR TO AN AC SMALL SIGMAL ANALYSIS TO DETERMINE THE LINEARIZED, SHALL SIGMAL MODELS FOR NONLINEAR DEVICES. IF REQUESTED, THE DC SMALL SIGMAL VALUE OF A TRANSFER FUNCTION (RATIO OF OUTPUT VARIABLE TO INPUT STURCE). INPUT RESISTANCE, AND DUTPUT RESISTANCE WILL ALSO BE COMPUTED AS A PART STURCE). INPUT RESISTANCE MIC THE DC ANALLYSIS CONTON'S A PART STURCE). INPUT RESISTANCE MICL ALSO BE COMPUTED AS A PART STURCE). INPUT RESISTANCE MICL ALSO BE COMPUTED AS A PART STURCE). INPUT RESISTANCE MICL ALSO BE CURVES. A SPECIFIED INDEPENDENT VOLTAGE OR CURRENT SOURCE IS STEPPED OVER A USED SPECIFIED RANGE AND THE DC OUTPUT VARIABLES ARE STORED IS STEPPED OVER A USED SPECIFIED RANGE AND THE DC OUTPUT VARIABLES ARE STORED IS STEPPED OVER A USED SPECIFIED RANGE AND THE DC OUTPUT VARIABLES ARE STORED IS STEPPED OVER A USED SPECIFIED RANGE AND THE DC OUTPUT VARIABLES ARE STORED IS STEPPED OVER A USED SPECIFIED RANGE AND THE DC OUTPUT VARIABLES ARE STORED IS STEPPED OVER A USED SPECIFIED RANGE AND THE DC OUTPUT VARIABLES ARE STORED IS STEPPED OVER A USED SPECIFIED RANGE AND THE DC OUTPUT VARIABLES ARE STORED IS STEPPED OVER A USED SPECIFIED RANGE AND THE DC OUTPUT VARIABLES ARE STORED IS STORED AND THE DC OUTPUT VARIABLES ARE STORED AND THE DC OU

----- AC SMALL SIGMAL AMALYSIS

.DC CONTROL CARD (PAGE 15).

1

THE AC SMALL SIGNAL PORTION OF SPICE COMPUTES THE AC OUTPUT VARIABLES AS A FUNCTION OF FREQUENCY. THE PROGRAM FIRST COMPUTES THE DC OPERATING POINT OF TH CIRCUIT AND DETERMINES LINEARIZED, SMALL SIGNAL MODELS FOR ALL OF THE NONLINEAR DEVICES IN THE CIRCUIT. THE RESULTANT LINEAR CIRCUIT IS THEM ANALYZED OVER A USER SPECIFIED ANDLE OF FREQUENCIES. THE DESIRED OUTPUT OF AM AC SMALL SIGNAL NUSLYSIS IS USUALLY A TRANSFER FUNCTION VOULTAGE GAIN. TRANSIMPEDANCE. ETC... THE CIRCUIT HAS ONL TONE AL INDUT IT IS CONVENIENT TO SET THAT INPUT TO UNITY AND ZERO PHASE. SO THAT OUTPUT VARIABLES HAVE THE SAME VALUE AS THE TRANSFER FUNCTION OF THE OUTPUT VARIABLE WITH RESPECT TO THE INPUT.

ALSO RE SIMULATED WITH THE AC SMALL STGML PORTION OF SPICE. EQUIVALENT NOTSE STURCE VALUES ARE DETERMINED AUTOMATICALLY FROM THE SMALL SIGML OPERATING POINT OF THE CIRCUIT, AND THE CONTRIBUTION OF EACH NOTSE SOURCE IS ADDED AT A GIVEN SUMMING POINT. THE TOTAL OUTPUT MOISE LEVEL AND THE GOUIVALENT INPUT NOTSE LEVEL ARE DETERMINED AT EACH FROUENCY POINT. THE OUTPUT AND INPUT NOTSE ARE NORMALIZED WITH RESPECT TO THE SQUARE ROOT OF THE NOTSE AND ARE NORMALIZED WITH RESPECT TO THE SQUARE ROOT OF THE NOTSE AND THE UNITS VOLTSART WE DA AMPS/ATT HZ. THE OUTPUT MOISE AND AND WAVE THE UNITS VOLTSART WE DA AMPS/ATT HZ. THE OUTPUT MOISE AND EQUIVALENT INPUT NOTSE CAN BE PRIMTED OR PLOTTED IN THE SAME FASHION AS OTHER OUTPUT VARIABLES. THE GENERATION OF WHITE NOISE BY RESISTORS AND SEMICONDUCTOR DEVICES CAN

THE FREQUENCY RANGE AND THE NOISE AMALYSIS OPTIONS ARE SPECIFIED ON THE .AC CONTROL CARD (PAGE 15).

----- TRANSIENT ANALYSIS

THE TRANSIENT AMALYSIS PORTION OF SPICE COMPUTES THE TRANSIENT OUTPUT VARIABLES AS A FUNCTION OF TIME OVER A USER SPECIFIED TIME INTERVAL. THE INITIAL CONDITIONS ARE AUTOMATICALLY DETERMINED BY A DC AMALYSIS. ALL SOURCES WHICH ARE NOT TIME DEPENDENT (FOR EXAMPLE. POWER SUPPLIES) ARE SET TO THEIR OC VALUE. FOR LARGE SIGNAL SINUSOIDAL SIMULATIONS. A FOURIER AMALYSIS OF THE OUTPUT MAVEFORM CAN BE SPECIFIED TO BIAIN THE FREQUENCY DOMAIN FOURIER OUTPUT MAVEFORM CAN BE SPECIFIED TO BIAIN THE FREQUENCY DOMAIN FOURIER ARE SPECIFIED ON THE .TRANSIENT TAME INTERVAL AVO THE FOURIER AMALYSIS OFTIONS ARE SPECIFIED ON THE .TRANSCHOL CARD (PAGE 16).

----- AMALYSIS AT DIFCERENT TEMPERATURES

ALL INPUT DATA FOR SPICE IS ASSUMED TO MAVE BEEN MEASURED AT 27 DEG C 1300 deg k1. The Simulation also assumes a nominal temperature of 27 deg C. The cincuit can be simulated at up to 5 diffeqent temperatures by using a .temp control card (page 15).

TEMPERATURE APPEARS EXPLICITLY IN THE EXPONENTIAL TERMS OF THE BJT AND Diode model equations. In addition, saturation currents have a built-in Temperature dependence. The temperature dependence of the saturation current in the bjt models is determined by:

IS (TEMP) = 10 + (TEMP++3) + EXP (-0 + EG / (K + TEMP))+

WHERE K IS BOLTZMANS CONSTANT, O IS THE ELECTRONIC CHARGE, TO IS A CONSTANT, AND EG IS THE ENERGY GAP WHICH IS A NODEL PARAMETER. THE TEMPERATURE DEPENDENCE OF THE SATURATION CURRENT IN THE JUNCTION DIODE NODEL IS DETERMINED BY:

1

ł

:

i

i

•

i

•

;

IS (TEMP) . ID . (TEMP++(3/N)) . EXP (-0 . EG / (K . TEMP)).

WHERE M IS THE EMISSION COEFFICIENT, WHICH IS A MODEL PARAMETER, AND THE OTHER Symbols have the same meaning as above. For swottky darrier diodes, the ______temperature dependence of the saturation current is determined by ______

15 (TEMP) - 10 • (TEMP++(2/N)) + EXP (-0 + EG / (K + TEMP)).

CONVERCENCE

:

•

BOTH OC AND TRANSIENT SOLUTIONS ARE ODTAINED BY AN ITERATIVE PROCESS WHICH IS TERMINATED WHEN THE NODE VOLTAGES CONVERGE TO WITHIN A TOLEANCE OF 0.1 PERCENT OR 30 MICOVOLTS, WHICHVER IS LARGER. ALTHOUGH THE PARTICULAR ALGORITHM USED IS SPICE MAS BEEN FOUND TO BE VERY RELIADLE. IN SOME CASES IT WILL FAIL TO CONVERGE TO A SOLUTION. WHEN THIS NAPPENS, THE PROGRAM WILL PRINT WILL FAIL TO CONVERGE TO A SOLUTION. WHEN THIS NAPPENS, THE PROGRAM WILL PRINT OUT THE LAST MODE VOLTAGES AND TERMINATE THE JOB. THE MODE VOLTAGES THAT ARE PRINTED ARE MOT MECESSARILY CORRECT OR EVEN CLOSE TO THE CORRECT SOLUTION.

1

:

:

FAILURE TO CONVERCE IN THE DC ANALYSIS IS USUALLY DUE TO AN ERROR IN SPECIFYING CIRCUIT CONNECTIONS. ELEMENT VALUES. OR MODEL PARANETER VALUES. REGENERATIVE SWITCHING CIRCUITS OR CIRCUITS WITH POSITIVE FEEDBACK PROBABLY WILL NOT CONVERCE IN THE DC ANALYSIS. FAILURE TO CONVERGE IN THE TRANSIENT ANALYSIS CAN ALSO BE DUE TO A TIME STEP WHICH IS TOO LARGE. SPICE PRESENTLY DOES NOT HAVE AN AUTOMATIC TIME STEP UNICUL. AND SIGNIFICANT ERROR AND/OR NONCONVERCENCE CAN RESULT IF THE TIME STEP IS LANGE COMPARED TO THE CIRCUIT TIME CONSTANTS.

PAGE 3

INPUT PORMAT

THE INPUT FORMAT FOR SPICE IS OF THE FREE FORMAT TYPE. FIELDS ON A CARD are separated by one or more blanks. A comma. Or an equal (=) sign. Spaces preceding or following a comma or equal sign are ignored. A card may be continued onto the following card by punching a + before the first fifld on the continuation card.

A NAME FIELD MUST DEGIN WITH A LETTER (A THRU 2) AND CANNOT CONTAIN Commas or blanks. DNLY The First seven characters of the name are used.

A MURBER FIELD MAY BE AN INTEGER FIELD (12,-44), A FLDATING POINT FIELD (3.14199), Either an Integer or a floating point number follomed ry an integer Exponent (16-14, 2.6553), or Either an integer or a floating point number followed by one of the following scale factors:

6 1.064 HEG 1.066

MEG 1.050 M 1.053

U 1.05-6 1.05-9 1.06-12

.

;

LETTERS IMMEDIATELY FOLLOWING A NUMBER THAT ARE WOT SCALE FACTORS ARE IGNORED, and letters immediately following a scale factor are ignored. Hence, 10, 10V, 10V0LTS, and 10HZ all represent the same number, and M, Ma, WSEC, and MMHOS all represent the same scale factor. Note that 1000, 1000.0, 1000HZ, 1E3, 1.0E3, 1rm2, and ik all represent the same number.

CINCULT DESCRIPTION

THE CIRCUIT TO BE AMALYZED IS DESCRIBED TO SPICE BY A SET OF ELEMENT Cands. WHICH DEFINE THE CIRCUIT TOPOLOGY AND ELEMENT VALUES. AND A SET OF Control Cards. Which define the model parameters and the RUN controls. The Fiast Card in the Indut deck Hust be a title Card. And the Last Card Must be a .End Card. The Order of the Remaining Cards is Arbitrary.

MODE NUMBERS MUST BE INTEGERS. THE DATUM NODE MUST BE NUMBERED D (ZERD). Modes need not be numbered sequentially. The circuit cannot contain a Loop df Voltage sources and/or inductors and cannot contain a cutset of current sources and/or capacitors. Each node in the circuit. Including the datum node. Nust have at least two connections.

	· · · ·							N	:		-•• 7		
•	PAGE 5				THE DADER OF THE NODES FOR THESE Sistance (OHNS), The capacitance (espectively,this value cannot be	:- VALUE DELAY	он Э.ому	DILOWING THE ELEMENT NAME. Nº AND N- PECTIVELY. CURENT FLONS FROM THE Cative Node. NC+ And NC- are the Respectively. Value 15 the	INCE CAN BE MODIFIED BY AN OPTIONAL 1 (seconds) is appended after the value. 1 frequency dependent value of	FREQ • TO) • •	IENT AMALYSES.	· · · · · · · · · · · · · · · · · · ·	•
		CLERENT CANUS CONTRACTORS, CAPACITORS, INDUCTORS	V GENERAL FORM RXXXXX NI N2 VALUE CXXXXXX N1 N2 VALUE LXXXXXX N1 N2 VALUE	EXAMPLESR13 12 17 1K CGOOD 13 0 10P LLIMKS 42 69 1U	MI AND M2 ARE THE TWO ELEMENT MODES. • ELEMENTS IS UNIMPORTANT. VALUE IS THE RE • (FARADS), AND THE INDUCTANCE (HEWRIES), R — MEGATIVE OR ZERD.	 GENERAL FORM IXXXXX V N+ N- NC+ NC	EXAMPLES ISONS V 13 12 14 12 1.	THE LETTER Y MUST DE IM THE FIELD FO Are the positive and negative modes, resp positive node, thau the source, to the me positive and negative controlling modes, transconductance (MHOS).	IN THE AC ANALYSIS THE TRANSCONDUCTA Delay (linear phase) operator. The delay if a delay. To. is included. The complex. Transconductance is determined by:	GM - VALUE - EXP (-1 - 6.20318 -	THE DELAY IS IGNORED IN THE DC AND TRANSI		

•

.

ENT SCURCES VXXXXXX N+ N- DC IXXXXXXX + N- DC IXXXXXXX + N- DC VCC 10 0 DC 6 VCL 13 23 0 0.00 11N 13 23 0 0 0.00 11N 10 0 0 0.00 11N 13 23 0 0 0.00 11N 13 20 0 0.00 11N 13 20 0 0.00 11N 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	PAGE 6		OCVAL AC ACVAL PHASE DCVAL AC ACVAL PHASE	600MA 1 AC 1 33 45.0	IS THE NEGATIVE NODE. MOTE THAT VOLTAGE	OURCE. THE SOURCE IS SET TO THIS VALUE FOR MCE IS ATTACHED, IN THE TRANSIENT ANALYSIS	E IS THE AC PMASE. THE SOURCE IS SET TO THIS Trary phase factor can be omitted. If the Put, the letters ac and the ac values are	EPENDENCE FOR THE TRANSIENT ANALYSIS BY ED FUNCTIONS: PULSE, EXPONENTIAL, AND An Source values are omitted or set to zead. Sumed. Tstep is the printing increment (time (page 13).	V2 TD TR TF PW PER	I 2NS 2NS 3ONS 100NS		THE FOLLOWING PIECEWISE LINEAR TABLE.		
	•	ENT SOURCES	VXXXXX N+ N+ OC IXXXXX N+ N- OC	VCC 10 0 DC 6 Izener 13 15 DC VIN 13 2 DC 0.00 IIN 21 23 AC 0.3 VMEAS 12 9	POSITIVE NODE AND N- T de grounded. Curr Negative Node.	ME DC VALUE OF THE S • If no time depende e value is zero, the	HE AC VALUE AND PHAS Amalysis. The Arbi N Ac Small Signal In 	AY DE GIVEN A TIME D F THE THREE PREDEFIN Parameters other th Ues shown will be as P is the final time	PULSE VI	VIN 3 0 PULSE -1 DEFAULT, VALVES	L VALUE VALUE TIME TSTEP IME TSTEP IME TSTEP TSTEP TSTEP	ULSE IS DESCRIBED BY	VALUE	17 27 17 27 17

:

.

	GE 7			·							• AND JER	Ţ	•	
•	PAL EXP VI V2 TD1 TAUL TD2 TAU2	VIN 3 0 EXP -4 -1 2NS 30NS 60NS 40NS And default values	MITIAL VALUE ULSED VALUE IISE DELAY TIME TSTEP - IISE TIME CONSTANT TSTEP ALL DELAY TIME TSTEP ALL TIME CONSTANT TSTEP	VALUE	2 V1 2 V1+(V2-V1){1-EXP(-{17-T01}/TAU1)} 700 V1+(V2-V1){1-EXP(-{17-T01}/TAU1)}+{V1-V2}{1-EXP{-{17-T02}/TAU2}}	IDAL ' SIN VO VA FREG TO THETA	VIN 3 O SIN O 1 100MEG INS 1E10 Is and défaŭt valuès	DFFSET	VALUE	VO + VA • EXPI-(T-TD) • THETA) • SIME (6.20310 • FREQ • T)	ACES MAY BE GIVEN ANY COMBINATION OF VALUES (DC. AC. DR TRANSIENT). Lues may be specified in any order as long as they follow the prop.	VIN 13 12 SIN 0 1 10MEG DC 0.1 AC 1 45 12 19 0 DC 0 PULSE 0 1 AC 0.5 VEO 12 0 DC 0.5 EXP 0.5 0.9 10NS 40NS 40NS AC 1		

:

•	:									•	
GENERAL FORM OXXXXXX NC NG NE HNAME AREA General form oxXXXXX nc ng ne hname area example oamp33 7 9 1 mod1 2+0	MC IS THE COLLECTOR NODE, ND IS THE BASE NODE, NE IS THE EMITTER MODE, Whate is the model name (page 9) and area is the area factor. The area factor is equivalent to the number of parallel devices. Am area factor of 2.0 implies that two transistors of the same model are connected in parallel. If the area is omitted, am area factor of 1.0 is assumed.	••••• JUNCTION DIODES	GEWERAL FORM DXXXXXX N+ N- MNAME AREA Example DBRIDGE 0 10 DIODE1	M+ 15 THE POSITIVE NODE, M- IS THE NEGATIVE NODE, NNAME 15 THE MODEL NAME 191, AND AREA IS THE AREA FACTOR (SEE BJIS, ABOVE).	JUNCTION FIELD EFFECT TRANSISTORS	ND IS THE DAAIN NODE, NG IS THE CATE NODE, NS IS THE SOURCE NODE, MNAME IS The Model Mame(Page 9), and area is the area factor isee 0.175, above).	MOSFETS 	EXAMPLE	ND 15 THE DAAIN NODE, NG 15 THE GATE NODE, NS 15 THE SQUACE NODE, NB 15 THE Bulk (substrate) node, nname 15 the model name (page 9), and area 15 the area factor (see bj15, above).		

.

:

:

•

•

			1	· · · ·			· · · · · · · · · · · · · · · · ·						-	
-	PAGE 9		.2		r will be used by We of the following			NAME, AS GIVEN Parameter Value	IC OF MUNDERS IN THE SPECIFICATION IS			D THE SHOTTRY FION CURRENT ISEE 3 by the parameters 3 age effects are 7 are capacitance which by the parameters 0 defendence of the	AULT TYPICAL	0 10 0 2PF E=14 1.0E-14 11 51 1.11 FOR 51 .69 580 0.69 FOR 580
	:	GW	.MODEL MNAME TYPE PNAMEL=PVALI PMAME2=PVAL	.MODEL MODI NPN BF=50 15=1E-13 VA=50	CARD SPECIFIES A SET OF HODEL PARAMETERS THAT Ices. Mname is the model name, and type is on	PN EBERS-MOLL BJT MODEL NP EBERS-MOLL RJT MODEL PN GUMMEL-POON BJT MODEL NP GUMMEL-POON BJT MODEL NATION DIADE MODEL	HOTTY DARIER DIDE MODEL Hotty Darier Didde Model Channel Jfet Model Channel Jfet Model Channel Mosfet Model Channel Mosfet Model	VALUES ARE DEFINED DY APPENDING THE PARAMETEN Nodel Type. Folloned by an equal sign and the .s that are not given a value are assigned the .each model Type.	WETER VALUES CAN ALSO BE SPECIFIED AS A STRING Ow for each model type. The following model 1 The previous model card examples	.MODEL MODI NPN 5016-1350	JOELS (BOTH JUNCTION AND SBD)	DIFFERENCE BETWEEN THE JUNCTION DIDDE MODEL AN HODEL IS THE TEMPERATURE UEPENDENCE DF SATURAT DC CHARACTERISTICS DF THE DIDDE ARE DETERNINED DUMIC RESISTANCE. 85. IS INCLUDED. CHARGE STO ANNIT TIME. TT. AND A NINLINEAR DEPLETION LAT ANDIT TIME. TT. AND A NINLINEAR DEPLETION LAT TARET OF JUNCTION VOLTAGE AND IS DEFINED THE ENERGY GAP. EG. AFFECTS ONLY THE TEMPERATUR RENT (SEE PAGE 3).	PARAMETER	DIMIC RESISTANCE 0 TRANSIT TIME 0 ZERO BIAS JUNCTION CAPACITANCE 0 SATURATION CURRENT 0 Emission coefficient 1 Junction Potential 1 Energy GAP 0-600000000000000000000000000000000000
	•		GENERAL FORM	EXAMPLE	THE MODEL (Dhe or More Devi Ten Types:	AN AN ANA ANA ANA ANA ANA ANA ANA ANA A		PARANETER V Below for each m Model Parameters Given below for	MODEL PARAN Drder Given Belg Equivalent to Ti	EXAMPLE	10W 30010	THE OMLY DI BANNJER DIODE H PACE 3). THE DC IS AND M. AN DI HODELED BY A TRI VARIES AS THE CJO AND PHL. TI SATURATION CURRI	NAME	

٠.,

•

ï

:

.

----- EBERS-MOLL BJT MODELS (ROTH NPN AND PNP)

:

THE EBERS-MOLL BJT MODEL USES THE DC EBERS-MOLL MODEL AS A BASIS. THE DC CHAMACTERISTICS OF THE DEVICE ARE DETERMINED BY THE PARAHEFERS BF AND BR, THE FOWARD AND REVERSE CURRENT GAINS, VA, WHICH DETERMINES THE DUFUT CONDUCTANCE AND THE SATURATION CURRENT, IS. THREE OHMIC RESISTANCES, RB, RC, AND RE, HAVE DEEM INCLUDED. BASE CHANGE IS MODELED BY FORWARD AND REVERSE TRANSIT THES, TF AND TH, AND MONLINEAR DEPLETION LAVER CAPACITANCES WHICH VARY AS THE -UZ POWER OF JUNCTION VOLTAGE MD.ANE BFINED BY THE PARAMETERS CJE, PE, CJC, AND PC. A CONSTANT COLLECTOR-SUDSTRATE CAPACITANCE, CCS, IS ALSO INCLUDED. I EMERCY CAP, E6, AFFECTS ONLY THE TEMPERATURE DEPENDENCE OF THE SATURATION CURRENT ISEE PAGE 31.

r typical	100	100	2-1	201 0.1NS	20F	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0.7 0.5	TE 50 1.11 FOR 51 0.67 FOR 6E
DEFAUL	100	, ,	00	00	00	0 1.0E-1		
PARAMETER	FORWARD BETA	REVENSE BEIN BASE DHMIC RESISTANCE	COLLECTOR DHMIC RESISTANCE Emitter dhmic resistance	COLLECTOR-SUBSTRATE CAPACITANCE Formard transit time	REVERSE TRANSIT TIME Jean aias b-e Junction Capacitànce	TERO DIAS 8-C JUNCTION CAPACITANCE Sativation Current	D-E JUNCTION POTENTIAL D-C JUNCTION POTENTIAL	EARLY VOLTAGE ENERGY GAP
) NAME				- CCS				

GURNEL-POON BJT MODELS (BOTH NPN AND PNP) •

İ

i

ł

i

THE INTEGRAL CHARGE MODEL OF GUMMEL AND POOM IS A MORE COMPLICATED AND MORE COMPLETE BJT MODEL FOR PROBLEMS WHICH REQUIRE ACCURATE BJT MODELS. THE DC MODEL IS DEFINED DY THE PARAWETERS DEM, C2, IK, AND ME, WHICH DETERMINE THE FORWARD CURRENT GAIN CHARACTERISTICS, BRM, C4, IKR, AND MC, WHICH DETERMINE THE FORWARD FOR FORWARD AND REVERS REGIONS, AND THE SATUATION CURRENT, IS. THREE FOR FORWARD AND REVERSE REGIONS, AND THE SATUATION CURRENT, IS. THREE OHMIC RESISTANCES, RD, RC, AND NE, WHICH DETERMINE THE OUTPUT CONDUCTANCE OF FORWARD AND REVERSE REGIONS, AND THE SATUATION CURRENT, IS. THREE OHMIC RESISTANCES, RD, RC, AND NE, ME INCLUDED. BASE CHARGE STORAGE IS MODELED OHMIC RESISTANCES NO, RC, AND NE, AND THE AD THE REVERSE CJC, PC, AND MC FOR THE B-C JUNCTION. A CONSTANT COLLECTOR-SUBSTRATE CJC, PC, AND MC FOR THE B-C JUNCTION. A CONSTANT COLLECTOR-SUBSTRATE CJC, PC, AND MC FOR THE B-C JUNCTION. AND CAPACITANCE. CCS. IS ALSO INCLUDED. THE ENERGY GAP, EG, IS INCLUDED AS IN THE

į

SIMPLER BJT MODEL. 1

PAGE 10

•

i

1

:

1

•	NAME	PARAMETER	UCRAVLI	ITPICAL			
	1 BFM	SAT CURRENT/IDEAL B-E SAT CURRENT	100	100			
	2 BRM	SAT CURRENT/IDEAL B-C SAT CURRENT	1	0.1			
	3 RB	BASE DHMIG RESISTANCE	. 0	100		•	•
	A RC	COLLECTOR DHNIC RESISTANCE	0	10			
1	5 RE	EMITTER DHMIC RESISTANCE	0	1			
	6 CCS	COLLECTOR-SUBSTRATE CAPACITANCE	0	27F			
	7 TF	FORWARD TRANSIT TIME	U U	U. 1 NJ			
)	6 TR	REVERSE TRANSIT TIME		206			
	T CJE	ZERO BIAS B-E JUNCIEUN CAPACITANCE		105	•		
	10 CJC	ZERO BIAS 8-C JUNCTION CAPACITANCE	1 05-14	1-0E-1A			
)	11 15	SATURATION CORKENI	INCINITE	50			
	12 VA	FORWARD EAKLY VULIAGE	INCINITE	50			
	13 VB	REVERSE EARLY VULIAGE	0	1000			
)	14 62	NUNIUEAL B-E SAT COMENTSAT COMENT	INFINITE	1044			
		T PLE ENTERION COLLETIONT	2-0	1.5	\		
		NONTOFAL A_C SAT CURPENT/SAT CURRENT	0	1.0		:	
		BEVERCE ENER CURRENT	INFINITE	100MA			
		ALC ENISSION COFFEICIENT	2.0	1.5			•
	20 PE	R-F JUNCTION POTENTIAL	1.0	0.7			
	20 FE	A-F GRADING COEFFICIENT	0.5	0.33			
	- 22	B-C JUNCTION POTENTIAL	1.0	0.5			
	23 NC	B-C GRADING COEFFICIENT	0.5	0.33		•	
	24 EG	ENERGY GAP	1.11	1.11 FOR ST			
	•			0.67 FOR GE			
, 	JFET MOD	ELS (DOTH N AND P CHANNEL)		ID HODGES. THE			
, ,	THE JFET MOD THE JFET MOD DC CHARACTERIST THE VARIATION O OUTPUT CONDUCTA JUNCTIONS. THO MODELEO BY NONL VARY AS THE -1/ CGS, CGD, AND F	ELS IBOTH N AND P CHANNELS ODEL IS DERIVED FROM THE FET MODEL OF SH ICS ARE DEFINED BY THE PARAMETERS VTO AN F DRAIN CURRENT WITH GATE VOLTAGE, LAMBO NCE, AND IS, THE SATURATION CURRENT OF T DHMIC RESISTANCES, RD AND RS, ARE INCLU INEAR DEPLETION LAVER CAPACITANCES FOR U 2 POWER OF JUNCTION VOLTAGE AND ARE DEFI 8.	ICHMAN AN D BETA, W A, WHICH He Two ga Ded. Cha Doth gate Ned by Th	ID HODGES. THE HICH DETERMINE DETERMINES THE ITE RGE STORAGE IS JUNCTIONS WHICH IE PARAMETERS			
, , 	JFET MOD THE JFET MOD DC CHARACTERIST THE VARIATION D OUTPUT CONDUCTA JUNCTIONS. TWO MODELED BY NONL VARY AS THE -1/ CGS, CGD, AND F NAME	ELS (BOTH N AND P CHANNEL) ODEL IS DERIVED FROM THE FET MODEL OF SH ICS ARE DEFINED BY THE PARAMETERS VTO AN F DRAIN CURRENT WITH GATE VOLTAGE. LAMBO NCE, AND IS, THE SATURATION CURRENT OF T DHMIC RESISTANCES, RD AND RS, ARE INCLU INEAR DEPLETION LAYER CAPACITANCES FOR U 2 POWER OF JUNCTION VOLTAGE AND ARE DEFI B. PARAMETER	DEFAULT	ID HODGES. THE MICH DETERMINE DETERMINES THE ITE RGE STORAGE IS JUNCTIONS MHICH IE PARAMETERS TYPICAL			
,,	THE JFET MOD THE JFET M DC CHARACTERIST THE VARIATION D OUTPUT CONDUCTA JUNCTIONS. THO MODELED BY NONL VARY AS THE -1/ CGS, CGD, AND F NAME	ELS (BOTH N AND P CHANNEL) ODEL IS DERIVED FROM THE FET MODEL OF SH ICS ARE DEFINED BY THE PARAMETERS VTO AN F DRAIN CURRENT WITH GATE VOLTAGE. LAMBO NCE, AND IS. THE SATURATION CURRENT OF T DHMIC RESISTANCES, RD AND RS. ARE INCLU INEAR DEPLETION LAYER CAPACITANCES FOR U 2 POWER OF JUNCTION VOLTAGE AND ARE DEFI B. PARAMETER	DEFAULT	ID HODGES. THE MICH DETERMINES THE DETERMINES THE ITE RGE STORAGE IS JUNCTIONS MHICH IE PARAMETERS TYPICAL =2.0		·····	
,	THE JFET MOD THE JFET M DC CHARACTERIST THE VARIATION D OUTPUT CONDUCTA JUNCTIONS. THO MODELED BY NONL VARY AS THE -14 CGS, CGD, AND F NAME 1 YTO	ELS (BOTH N AND P CHANNEL) ODEL IS DERIVED FRON THE FET MODEL OF SP ICS ARE DEFINED BY THE PARAMETERS YTO AN F DRAIN CURRENT WITH GATE VOLTAGE. LAMBO NCE, AND IS. THE SATURATION CURRENT OF DHMIC RESISTANCES, RD AND RS. ARE INCLU INEAR DEPLETION LAYER CAPACITANCES FOR U 2 POWER OF JUNCTION VOLTAGE AND ARE DEFI B. PARAMETER THRESHOLD VOLTAGE THRESHOLD VOLTAGE	ICHMAN AN D BETA, W HE TWO GA DDED. CHA DDED. CHA NGTH GATE NED BY TH DE FAULT -2.0 1.05-4	ID MODGES. THE MICH DETERMINE DETERMINES THE ITE RGE STORAGE IS JUNCTIONS MHICH IE PARAMETERS TYPICAL -2.0 1.0F-3		······································	
, , 	THE JFET MOD THE JFET MOD DC CHARACTERIST THE VARIATION O OUTPUT CONDUCTA JUNCTIONS. THO HODELED BY NONL VARY AS THE -1/ CGS, CGD, AND F NAME 1 VTO 2 BETA	ELS IBOTH N AND P CHANNELS ODEL IS DERIVED FROM THE FET MODEL OF SH ICS ARE DEFINED BY THE PARAMETERS VTO AN F DRAIN CURRENT WITH GATE VOLTAGE, LAMBO NCE, AND IS, THE SATURATION CURRENT OF T DHMIC RESISTANCES, RD AND RS, ARE INCLU INEAR DEPLETION LAYER CAPACITANCES FOR U 2 POWER OF JUNCTION VOLTAGE AND ARE DEFI B. PARAMETER THRESHOLD VOLTAGE TRANSCONDUCTANCE PARAMETER MANDEL ENCON MODULATION PARAMETER	IICHMAN AN D BETA, W HE TWO GA DED. CHA DED. CHA IDTH GATE NED BY TH DE FAULT -2.0 1.0E-4 0	ID MODGES. THE MICH DETERMINE DETERMINES THE ITE RGE STORAGE IS JUNCTIONS WHICH IE PARAMETERS TYPICAL -2.0 1.0E-3 1.0E-4	· · · · · ·		
)) ,	THE JFET MOD THE JFET MOD DC CHARACTERIST THE VARIATION O OUTPUT CONDUCTA JUNCTIONS. THO NODELEO BY NONL VARY AS THE -1/ CGS, CGD, AMO F NAME 1 VTO 2 BETA 3 LAMBDA	ELS IBOTH N AND P CHANNELS ODEL IS DERIVED FROM THE FET MODEL OF SH ICS ARE DEFINED BY THE PARAMETERS VTO AM F DRAIN CURRENT WITH GATE VOLTAGE. LAMBO NCE, AND IS. THE SATURATION CURRENT OF T DHMIC RESISTANCES, RD AND RS, ARE INCLU INEAR DEPLETION LAVER CAPACITANCES FOR D 2 POWER OF JUNCTION VOLTAGE AND ARE DEFI B. PARAMETER THRESHOLD VOLTAGE TRANSCONDUCTANCE PARAMETER CHANNEL LENGTH MODULATION PARAMETER	DEFAULT -2.0 1.000-4 000-00000000000000000000000000000	ID HODGES. THE HICH DETERMINE DETERMINES THE ITE RGE STORAGE IS JUNCTIONS WHICH IE PARAMETERS TYPICAL -2.0 1.0E-3 1.0E-4 100	· · · · · · ·	······································	
,, , ,, , , , , , , , , , , , , , , , , , , ,	THE JFET MOD THE JFET MOD DC CHARACTERIST THE VARIATION O OUTPUT CONDUCTA JUNCTIONS. THO MODELEO BY NONL VARY AS THE -1/ CGS, CGD, AND F NAME 1 VTO 2 BETA 3 LAMBDJ 4 RD	ELS (BOTH N AND P CHANNEL) ODEL IS DERIVED FROM THE FET MODEL OF SH ICS ARE DEFINED BY THE PARAMETERS VTO AM F DRAIN CURRENT WITH GATE VOLTAGE. LAMBO NCE, AND IS. THE SATURATION CURRENT OF T DHMIC RESISTANCES, RD AND RS, ARE INCLU INEAR DEPLETION LAVER CAPACITANCES FOR U 2 POWER OF JUNCTION VOLTAGE AND ARE DEFI B. PARAMETER THRESHOLD VOLTAGE TRANSCONDUCTANCE PARAMETER CHANNEL LENGTH MODULATION PARAMETER DRAIN OHMIC RESISTANCE	DEFAULT -2.0 1.0E-4 0 0 0 0 0 0 0 0 0 0 0 0 0	ID HODGES. THE MICH DETERMINES DETERMINES THE ITE RGE STORAGE IS JUNCTIONS WHICH IE PARAMETERS TYPICAL -2.0 1.0E-3 1.0E-4 100		······································	
,, ,, ,,	JFET MOD THE JFET MOD OC CHARACTERIST THE VARIATION O OUTPUT CONDUCTA JUNCTIONS. THO MODELED BY NONL VARY AS THE -1/ CGS, CGD, AND F NAME 1 VTO 2 BETA 3 LAMBD/ 4 RD 5 RS	ELS (BOTH N AND P CHANNEL) ODEL IS DERIVED FROM THE FET MODEL OF SH ICS ARE DEFINED BY THE PARAMETERS VTO AM F DRAIN CURRENT WITH GATE VOLTAGE, LAMBO NCE, AND IS, THE SATURATION CURRENT OF T DHMIC RESISTANCES, RD AND RS, ARE INCLU INEAR DEPLETION LAVER CAPACITANCES FOR U 2 POWER OF JUNCTION VOLTAGE AND ARE DEFI B. PARAMETER THRESHOLD VOLTAGE TRANSCONDUCTANCE PARAMETER CHANNEL LENGTH MODULATION PARAMETER DRAIN OHNIC RESISTANCE SOURCE OHMIC RESISTANCE FED RIAS GAS UNKTION CAPACITANCE	DEFAULT -2.0 1.0E-4 0 0 0 0 0 0 0 0 0 0 0 0 0	ID HODGES. THE MICH DETERMINE DETERMINES THE UTE URGE STORAGE IS JUNCTIONS MHICH IE PARAMETERS TYPICAL -2.0 1.0E-3 1.0E-4 100 100 SPF	· · · · · ·		
, , , , , ,	THE JFET MOD THE JFET M DC CHARACTERIST THE VARIATION D OUTPUT CONDUCTA JUNCTIONS. THO MODELED BY NONL VARY AS THE -1/ CGS, CGD, AND F NAME 1 VTO 2 BETA 3 LAMBD/ 4 RD 5 RS 6 CGS	ELS (BOTH N AND P CHANNEL) ODEL IS DERIVED FROM THE FET MODEL OF SP ICS ARE DEFINED BY THE PARAMETERS YTO AN F DRAIN CURRENT WITH GATE VOLTAGE. LAMBE NCE, AND IS. THE SATURATION CURRENT OF T DHMIC RESISTANCES, RD AND RS. ARE INCLU INEAR DEPLETION LAYER CAPACITANCES FOR E 2 POWER OF JUNCTION VOLTAGE AND ARE DEFI B. PARAMETER THRESHOLD VOLTAGE TRANSCONDUCTANCE PARAMETER CHANNEL LENGTH MODULATION PARAMETER ORAIN DHMIC RESISTANCE SOURCE OHMIC RESISTANCE ZERO BIAS G-S JUNCTION CAPACITANCE	IICHMAN AN D BETA, W HA, WHICH He TWO GA DED. CHA DDTH GATE NED BY TH DE FAULT -2.0 1.0E-4 0 0 0 0	ID MODGES. THE MICH DETERMINE DETERMINES THE ITE RGE STORAGE IS JUNCTIONS MHICH IE PARAMETERS TYPICAL -2.0 1.0E-3 1.0E-4 100 100 SPF 1PF		······································	
,, ,, ,,	THE JFET MOD THE JFET MOD DC CHARACTERIST THE VARIATION D OUTPUT CONDUCTA JUNCTIONS. THO NODELEO BY NONL VARY AS THE -1/ CGS, CGO, AND F NAME 1 VTO 2 BETA 3 LAMBDJ 5 RS 6 CGS 7 CGD	ELS IDOTH N AND P CHANNEL] ODEL IS DERIVED FROM THE FET MODEL OF SH ICS ARE DEFINED BY THE PARAMETERS VTO AN F DRAIN CURRENT WITH GATE VOLTAGE, LAMBO NCE, AND IS, THE SATURATION CURRENT OF T DHMIC RESISTANCES, RD AND RS, ARE INCLU INEAR DEPLETION LAYER CAPACITANCES FOR L 2 POWER OF JUNCTION VOLTAGE AND ARE DEFI B. PARAMETER THRESHOLD VOLTAGE TRANSCUNDUCTANCE PARAMETER CHANNEL LENGTH MODULATION PARAMETER DRAIN OHNIC RESISTANCE SOURCE OHMIC RESISTANCE ZERO BIAS G-S JUNCTION CAPACITANCE CAPACITANCE DINCTION CAPACITANCE	IICHMAN AN D BETA, W HE TWO GA DED. CHA DDD. CHA DDTH GATE NED BY TH DEFAULT -2.0 1.0E-4 0 0 0 1	ID MODGES. THE HICH DETERMINE DETERMINES THE ITE RGE STORAGE IS JUNCTIONS WHICH IE PARAMETERS TYPICAL -2.0 1.0E-3 1.0E-4 100 100 SPF 1PF 0.6	· · · · · · ·	······································	· · · · · · · · · · · · · · · · · · ·
, , , , , , ,	THE JFET MOD THE JFET MOD DC CHARACTERIST THE VARIATION O OUTPUT CONDUCTA JUNCTIONS. THO HODELED BY NONL VARY AS THE -1/ CGS, CGD, AND F NAME 1 VTO 2 BETA 3 LAMBD/ 4 RD 5 RS 6 CGS 7 CGD 8 PB	ELS IBOTH N AND P CHANNELS ODEL IS DERIVED FROM THE FET MODEL OF SH ICS ARE DEFINED BY THE PARAMETERS VTO AN F DRAIN CURRENT WITH GATE VOLTAGE, LAMBO NCE, AND IS, THE SATURATION CURRENT OF T DHMIC RESISTANCES, RD AND RS, ARE INCLU INEAR DEPLETION LAYER CAPACITANCES FOR D 2 POWER OF JUNCTION VOLTAGE AND ARE DEFI B. PARAMETER THRESHOLD VOLTAGE TRANSCONDUCTANCE PARAMETER CHANNEL LENGTH MODULATION PARAMETER DRAIN OHMIC RESISTANCE SOURCE OHMIC RESISTANCE ZERO BIAS G-S JUNCTION CAPACITANCE ZERO BIAS G-D JUNCTION CAPACITANCE GATE JUNCTION POTNTIAL GATE JUNCTION SATURATION CURRENT	IICHMAN AN D BETA, W HE TWO GA DED. CHA DED. CHA NED BY TH DEFAULT -2.0 1.0E-4 0 0 0 1 0 1 1 1.0E-14	ID HODGES. THE HICH DETERMINE DETERMINES THE ITE RGE STORAGE IS JUNCTIONS WHICH IE PARAMETERS TVPICAL -2.0 1.0E-3 1.0E-4 100 SPF 1PF 0.6 1.0E-14	· · · · · ·		
))) ,	THE JFET MOD THE JFET MOD DC CHARACTERIST THE VARIATION O OUTPUT CONDUCTA HODELED BY NONL VARY AS THE -1/ CGS, CGD, AMO F NAME 1 VTO 2 BETA 3 LAMBDJ 4 RD 5 RS 6 CGS 7 CGD 8 PB 9 IS	ELS IBOTH N AND P CHANNELS ODEL IS DERIVED FROM THE FET MODEL OF SH ICS ARE DEFINED BY THE PARAMETERS VTO AM F DRAIN CURRENT WITH GATE VOLTAGE. LAMBO NCE, AND IS. THE SATURATION CURRENT OF T DHMIC RESISTANCES, RD AND RS, ARE INCLU INEAR DEPLETION LAVER CAPACITANCES FOR D 2 POWER OF JUNCTION VOLTAGE AND ARE DEFI B. PARAMETER THRESHOLD VOLTAGE TRANSCONDUCTANCE PARAMETER CHANNEL LENGTH MODULATION PARAMETER DRAIN DHMIC RESISTANCE SOURCE OHMIC RESISTANCE ZERO BIAS G-S JUNCTION CAPACITANCE ZERO BIAS G-D JUNCTION CAPACITANCE GATE JUNCTION SATURATION CURRENT	DECHMAN AN D BETA, W A, WHICH HE TWO GA DED. CHA DDD. CHA DDTH GATE NED BY TH DE FAULT -2.0 1.0E-4 0 0 1 1.0E-14	ID HODGES. THE HICH DETERMINES THE DETERMINES THE ITE STORAGE IS JUNCTIONS WHICH IE PARAMETERS TYPICAL -2.0 1.0E-3 1.0E-4 100 SPF 1PF 0.6 1.0E-14	· · · · · · · · ·	······································	
))) ,)) ,)) ,	THE JFET MOD THE JFET MOD OC CHARACTERIST THE VARIATION O OUTPUT CONDUCTA JUNCTIONS. THO MODELED BY NONL VARY AS THE -1/ CGS, CGD, AND F NAME I VTO 2 BETA 3 LAMBDJ 4 RD 5 RS 6 CGS 7 CGD 8 PB 9 IS	ELS IDOTH N AND P CHANNELS ODEL IS DERIVED FROM THE FET MODEL OF SM ICS ARE DEFINED BY THE PARAMETERS VTO AM F DRAIN CURRENT WITH GATE VOLTAGE. LAMBE NCE, AND IS, THE SATURATION CURRENT OF DHMIC RESISTANCES, RD AND RS, ARE INCLU INEAR DEPLETION LAVER CAPACITANCES FOR U 2 POWER OF JUNCTION VOLTAGE AND ARE DEFI B. PARAMETER THRESHOLD VOLTAGE TRANSCONDUCTANCE PARAMETER CHANNEL LENGTH MODULATION PARAMETER DRAIN DHMIC RESISTANCE SOURCE OHNIC RESISTANCE ZERO BIAS G-S JUNCTION CAPACITANCE ZERO BIAS G-D JUNCTION CAPACITANCE GATE JUNCTION SATURATION CURRENT	DICHMAN AN D BETA, W A, WHICH HE TWO GA DED. CHA DDED. CHA NED BY TH DE FAULT -2.0 1.0E-4 0 0 1 1.0E-14	ID HODGES. THE MICH DETERMINES THE DETERMINES THE INTE RGE STORAGE IS JUNCTIONS WHICH IE PARAMETERS TYPICAL -2.0 1.0E-3 1.0E-4 100 100 SPF 1PF 0.6 1.0E-14	· · · · · · ·	······································	
) 	THE JFET MOD THE JFET MOD OC CHARACTERIST THE VARIATION O OUTPUT CONDUCTA JUNCTIONS. THO MODELED BY NONL VARY AS THE -1/ CGS, CGD, AND F NAME 1 VTO 2 BETA 3 LAMBDA 4 RD 5 RS 6 CGS 7 CGD 8 PB 9 IS	ELS IDOTH N AND P CHANNELS ODEL IS DERIVED FROM THE FET MODEL OF SM ICS ARE DEFINED BY THE PARAMETERS YTO AM F DRAIN CURRENT WITH GATE VOLTAGE. LAMBE NCE, AND IS, THE SATURATION CURRENT OF T OHMIC RESISTANCES, RD AND RS, ARE INCLU INEAR DEPLETION LAYER CAPACITANCES FOR E 2 POWER OF JUNCTION VOLTAGE AND ARE DEFI B. PARAMETER THRESHOLD VOLTAGE TRANSCONDUCTANCE PARAMETER CHANNEL LENGTH MODULATION PARAMETER ORAIN OHMIC RESISTANCE SOURCE OHMIC RESISTANCE ZERO BIAS G-S JUNCTION CAPACITANCE ZERO BIAS G-D JUNCTION CAPACITANCE GATE JUNCTION SATURATION CURRENT	ICHMAN AN D BETA, W HE TWO GA DED. CHA DDTH GATE NED BY TH DE FAULT -2.0 1.0E-4 0 0 0 1 1.0E-14	ID MODGES. THE MICH DETERMINE DETERMINES THE INTE RGE STORAGE IS JUNCTIONS MHICH IE PARAMETERS TYPICAL -2.0 1.0E-3 1.0E-4 100 100 SPF 1PF 0.6 1.0E-14			

· • •

1

• •

<u>.</u> •.					· ·.	•		:	:	
•						•	•			
	ĩ				•	8 - - -				
	NM AND AAMETERS HE JFET, PHI Sudstate Sudstate and Anchage S MHCH Vary Aameters ChD.	TVPICAL	2.0 0.7 0.7 1.06-6 1.0 100 100 100 0.01PF	0.01PF 0.01PF 0.1 1.0E-14			·	:	! !	
•	OF SHICHM CO BY THE PI CIERS FOR TI Litage With Trate Junct Le Junction Co Dy The Pa	DEFAULT		0 0 1 1.0E-14	: :		•	·	:	
S CODTH N AND P CHANNELS)	EL IS ALSO DERIVED FROM THE FET MODEL Racteristics of the mosfet are defined oa. Which are identical to the parame termine the variation of the two subst e saturation current of the two subst by three constant capacitors. CGS, CGS, CGS, CGS, CGS, CGS Laver capacitances for both Substrat f junction voltace and are determined	PARANETER	THRESHOLD VOLTAGE SURFACE POTENTIAL TRANSCONDUCTANCE PARAMETER BULK THRESHOLD PARAMETER CHANNEL LENGTH MODULATION PARAMETER CHANNEL LENGTH MODULATION PARAMETER SOURCE ONHIC RESISTANCE GATE-DOUNC CAPACITANCE GATE-DRAIN CAPACITANCE	GATE-BULK CAPACITANCE Zero Bias B-D JUNCTION CAPACITANCE Zero Bias B-S JUNCTION CAPACITANCE Bulk JUNCTION POTENTIAL BULK JUNCTION SATURATION CURRENT	•		•	• • •	•	
	HE MOSFET HOU THE DC CHAN HA. WHICH DE E, AND 15, TH E 15 MUDELED E 15 PUWER J -1/2 PUWER J -1/2 PUWER J	NAME	V10 PHI 6674 64444 Lambda R0 R5 CGS CGS	C C C C C C C C C C C C C C C C C C C			•	;	•	
	Th MODGES MODGES AND GAN VOLTAGI STORAGI AS THE CBS AT	•		91255				•	•	

.

•	.		·			
	:	!	: :			
•			: : :			
•			· · · ·			
				i .		
	2					U
	PAGE	S Are	THAT THE THE NEX THER JOB	GNORED.	PAINTED .	9E 9E 13.00 66
		S CONTENT	K. NOTE Omitted.	HERWISE 1	NORMALLY ING OF TH	11 15 10 N DEGREES THAN -22
		EECS 241 DECK。 17: DUTPUT.	INPUT DECI Decident decidente Card IS Card IS	BUT 15 OT	THAT 15 THE LIST	THE CIRCU Atures, I Ures Less
		STUDENT He input Ection of	D IN THE	E 100 LISTING	NPUT DATA	AT WHICH NT TEMPER TEMPERAT
		JOË J 1 Aro in Ti R each Si	LAST CAR NAME. II JOB MÍS	SHOULD BI	ARY OF A	 0 125.0 ERATURES E DIFFERE ALLONED.
	•	CTRCUTT E FIRST C EADING FU	5 85 THE T 0F THE RT 0F THE	-COMMENTS K Calm Dut in 1	THE SUM	TEL TE2 -59.0 25 THE TEMPINE ARE TH
		D DP ANP UST DE TH AS THE H	.END St alway Egal par In as pa Essfully.	ARD	CAAD CAAD NPACSSES MPCSSES MESSAGE	.TENP .TENP .TENPECIFIES .TENPERATU
-	CARDS	FITLE CAR 	-END CARD FORM IS CARD M IS AN INTI L BE READ RUN SUCCI	FORMENT C	NO PAINT FORM IS CARD S EADING TH ANY ERRO TENP CAR	FORM 15 CARO 1 05 FIVE 07 FIVE
	CONTROL	EXAMPLE FRINTED	CENERAL CENERAL PERIDD JOB VILL BE	GENERAL GENERAL EXAMPLE THI	GEMERAL GEMERAL AFTER R	CENERAL EXAMPLE EXAMPLE SIMULAT MAXIMUM ARE IGN
	•	1				

•

.

المراجع والمراجع والمتعاد والمتعاد والمراجع والمراجع والمراجع والمراجع والمراجع والمراجع والمراجع والمراجع والم

i

			•	:	•
CARD "WHEN CARD					
GENERAL FORM	: : :			•	
EXAMPLES .OUTPUT WITKER 13 27 .OUTPUT IBASE1 V17					
THIS CARD DEFINES AN OUTPUT VARIABLE. BEGIN WITH A V. AND Nº AND Nº ARE THE POSI Voltage. For current outputs, the output is the mame of the indefendent voltage sour	FOR VOLTAGE OUTPUTS, THE MAME MUST Ive and negative node of the output ane must begin with an 1, and vivivy" ice that the current is flowing in.			۰	• •
POSITIVE CURRENT FLOWS FROM THE POSITIVE W Negative wode. The output variable name n Malysis, and the output noise and goulval Amalysis, in the same fashion as other outpu	DISE IS RESERVED FOR THE MOISE Sige is reserved for the moise ent input noise can be printed and r variables.			•	
CUTPUTS CAN BE PRINTED IN TABULAR FOR There are eight different options which ca	A OR PLOTTED AS LINE PRINTER PLOTS. N be printed And/or plotted:		-		
DC DC TRANSFER CURVE OUTPUT TR TPAMSIENT ANALYSIS OUTPUT "RE AMALYSIS OUTPUT, REAL PART A AMALYSIS OUTPUT, RAGIMAY PAR					
MA AC ANALYSIS OUTPUT, MAGNITUDE Ph Ac Analysis Output, Magnitude Ou Moise Analysis Output, Total Outp im Moise Analysis Output, Equivalent	UT NOISE VOLTAGE INPUT NOISE				
AN DUTPUT CAN BE PRINTED ON PLOTTED I FOLLOWED BY ANY COMBINATION OF THE EIGHT C	Y APPENDING THE LETTERS PRINT OR PLOT. Utput Options, to the .output Card:				
EXAMPLESOUTPUT V13 13 0 PAINT FULT 1 OUTPUT 11N VIN PAINT 5 OUTPUT 113 V13 PLOT 9 OUTPUT 113 V13 PLOT P1 OUTPUT VIHAEE 3 0 PAIN 1N	MA DC TR H RE DC MA TR PRINT DC 1 DC PLOT TRAM PLOT DU				1 1 1
THE PADGRAM WILL AUTOMATICALLY DETEN The Output Variable and scale the plot to scaling feature can be overidden by speci option. The plot limits apply only to thi	INE THE MINIMUM AND MAXIMUM VALUES OF FIT THESE LIMITS. THE AUTOMATIC VING PLOT LIMITS AFTER THE OUTPUT © OPTION THAT THEY FOLLOM.	•	:	•	
EXAMPLE .OUTPUT VI2 12 0 PLOT	ia PH -20 30 TR 0 5	-	;		•
IN THIS EXAMPLE, THE PROGRAM WILL DE BUT WILL PLOT THE PHASE BETWEEN -20 DEGREI TRANSIEMT RESPONSE BETWEEN 0 VOLTS AND 5	TEAMINE LIMITS FOR THE MAGNITUDE PLDT. S and 30 degrees. And will plot the /olts.				

•

; FOR NOISE AMALYSIS, OUTPUT IS THE NAME OF A VOLTAGE OUTPUT VARIABLE. THIS OUTPUT, WHICH MUST BE A VOLTAGE, WILL BE USED AS THE SUMMING POINT. INPUT IS THE NAME OF AM INDEPENDENT VOLTAGE OR CURRENT SOURCE. THE TOTAL OUTPUT NOISE IS DIVIDED BY THE TRANSFER FUNCTION (OUTPUT/INPUT) TO OBTAIN THE EQUIVALENT INPUT NOISE LEVEL. MUNS IS THE SUMMARY INTERVAL. AT EVENY NUNS REQUENCY POINTS. THE NOISE LEVEL. MUNS IS THE SUMMARY INTERVAL. AT EVENY NUNS REQUENCY POINTS. THE NOISE LEVEL. MUNS IS THE SUMMARY INTERVAL. A FVENY NUNS REQUENCY POINTS. THE NOISE LEVEL. MUNS IS THE SUMMARY INTERVAL. AT EVENY NUNS REQUENCY POINTS. THE NOISE LEVEL. MUNS IS THE SUMMARY INTERVAL. AT EVENY NUNS SECONTIBUTIONS OF EACH ELEMENT ARE PRINTED OUT. IF MUNS IS OMITTED ON SET TO ZERO, NO SUMMARY PRINTOUT WILL DOULS. FOR REASONS OF REOUCING PRINTOUT, NUNS SHOULD BE AS LARGE AS POSSIBLE. IF THE MOISE AMALYSIS IS NOT DESIRED, OMIT THE LETTERS NOISE AND THE NOISE ANALYSIS SPECIFICATIONS. PAGE 15 DECADE. OCT STANDS FOR DECTATION AND NO IS THE NUMBER OF POINTS PER Octave. Lim Stands for Linear, and NP IS the Number of Points. FSTART IS THE STARTING FREQUENCY, AND FSTOP IS THE FINAL FREQUENCY. THE TOTAL NUMBER OF FREQUENCY POINTS TO BE COMPUTED CANNOT EXCEED 101. FOR TRANSFER CURVES, ELMANE IS THE MAME OF THE VARIABLE SOURCE, VSTART I The startimg source value, vstop is the final source value, and vingr is the increment. The total munger of points to be computed cannot faced 101. If transfer curve is not desired, omit the letters to and the transfer curve FOR THE SMALL SIGNAL TRANSFER FUNCTION, OUTPUT IS THE OUTPUT VARIANLE AND INPUT IS THE INPUT SOURCE. THE PROGRAM WILL COMPUTE THE DC SMAL SIGMAL VALUE OF THE TRANSFER FUNCTION (OUTPUT), INPUT INPEDANCE, AND OUTPUT IMPEDANCE. IF THE TRANSFER FUNCTION VALUE IS NOT DESIRED. ONIT THE OUTPUT AND IMPUT SPECIFICATIONS. IF THE DC OPERATING POINT IS NOT DESIRED. ONIT THE LETTERS OF. HOMEVER, A DC OPERATING POINT WILL ALMAYS BE COMPUTED PRIOR TO AN AC SMALL SIGNAL VALVESIS OR A TRANSIENT AMALVESIS. STANDS FOR DECADE VARIATION, AND ND IS THE NUMBER OF POINTS PER ,DC DP DUTPUT INPUT TC ELNAME VSTART VSTOP VINCR OUTPUT INPUT NUNS OUTPUT INPUT NUNS OUTPUT INPUT NUNS : 10 1 10KHZ 20 1 100KHZ MD15E VQUT VIM 10 10 1 100MEG MD15E VQUT V21 NOT SE NOT SE NOT SE -00 00 -00 TC VIN 0 5 0.5 -00 00 VOUT VIN TC VIN 0 5 0.5 FSTART FSTOP A FSTART FSTOP A FSTART FSTOP A • : • 22 à AC DEC AC DEC : l TO CAND .DC CARD GENERAL FORM GENERAL FORM PARAMETERS. EXAMPLES⁻ 250 EXAMPLES

1

ţ

ĩ

PAGE 16

•••••• •••••• •••••

GENERAL FORM .TAAN TSTEP TSTOP TSTART FOUR OUTPUT FREQ

EXAMPLES .T

.TRAN 1MS 160MS .TRAN 1MS 1600MS 500MS .TRAM 1MS 100MS FOUR VOUT 100MEG

TIMEPOINT, AND TSTART IS THE INITIAL TIMEFOINT. IF TSTART IS ONITTED, IT IS assumed to be lead. The transient analysis always begins at time lead. In the intenval terrd. Tstart). The circuit is amalyted (to reach a steady state). But and outputs are stored. In the interval (tstart, tstop), the circuit is amalyled and outputs are stored. The number of timepoints in the interval (lead, tstop) cannot exceed lool. And the number of timepoints in the interval (tstart, tstop) cannot exceed lol. PRINTING INCREMENT DETWEEN TIMEPOINTS, TSTOP IS THE FINAL

FOR FOURIER AMALYSIS, OUTPUT IS THE OUTPUT VARIABLE AND FAED IS THE FUMDAMENTAL FREQUENCY. THE FOURIER AMALYSIS IS PERFORMED OVER THE INTERVAL ITSTOP-PERIOD-TSTOP), WHERE TSTOP IS THE FIMAL TIME SPECIFIED, AND PERIOD IS ONE PERIOD OF THE FUMDAMENTAL FREQUENCY. THE DC COMPONENT AND THE FIRST NINE COMPONENTS ARE DETERNINED. FOR MAXIMUM ACCURACY, THE NUMBER OF PERIODS IN THE INTERVAL ITSTART, TSTOP) SHOULD BE AS SMALL AS POSSIBLE IBUT NEVER LESS THAN INTERVAL ITSTART, TSTOP) SHOULD BE AS SMALL AS POSSIBLE IBUT NEVER LESS THAN ONE). THIS INSURES THAT THE NUMBER OF TIMEPOINTS IN ONE FUNDAMENTAL IS AS LARGE ONE). THIS INSURES THAT THE NUMBER OF TIMEPOINTS IN ONE FUNDAMENTAL IS AS LARGE ONE). THIS INSURES THAT THE NUMBER OF TIMEPOINTS IN ONE FUNDAMENTAL IS AS LARGE ONE). THIS INSURES THAT THE NUMBER OF TIMEPOINTS IN ONE FUNDAMENTAL IS AS LARGE THE FOURIER SPECIFICATIONS.

FOR SOME PAIMIENS, TO AVOID MUMERICAL INSTADILITY IN THE INTEGRATION ALCONITIN, IT MAY BE NECESSARY TO STECIFY AN INTERNAL TIME STEP WHICH IS SMALLER THAN THE PRIMTING INCREMENT (TSTEP). EXAMPLES OF THIS TYPE OF PROBLEM ANE ASTADLE MULTIVIORATORS, SMEEP CIRCUITS, AND OTHER MIGHLY NOWLINEAR CIRCUITS ASTADLE MULTIVIORATORS, SMEEP CIRCUITS, AND OTHER MIGHLY NOWLINEAR CIRCUITS ANDLE MULTIVIORATORS, SMEEP TIME CONSTANTS, SPICE ALLOWS THE USER TO SEGMENT THE TIME INTERVAL INTO FROM ONE TO FIVE SUSIMTERVALS AND SPECIFY A DIFFERENT THE STEP FOR EACH SUBIMTERVAL. THE INTERNAL TIME STEPS AND SUBIMTERVAL ENDODING ARE SPECIFIED AFTER THE STARTING TIME (TSTART) AND BEFORE THE FOURTER ANALYSIS OPTIONS:

GENERAL FORM .TRAN TSTEP TSTOP TSTART OL EL DZ EZ ... DS ES FOUR OUTPUT FREQ

EXAMPLE .TRAN INS LOONS O D.INS LONS LOONS

DI IS THE FIRST INTERNAL TIMESTEP AND EI IS THE ENDPOINT OF THE FIRST Subinterval. D2 is the second internal timestep and e2 is the Endpoint of The Second Subinterval. And SD ON. In This Example. The Program Will USE AN Internal Time Step of 0.1NS for the Interval (0.10NS) and an Imternal Time Step of 0.5NS for the Interval (10NS.100NS). Output is Still Stored Every INS. The Total Number of TimePoints to be computed Cannot exceed 1001.

EXAMPLE .TRAN 1US 100US 0 0.1US 100US

IM THIS EXAMPLE. THE PROGRAM WILL USE AN INTERNAL TIME STEP OF O.JUS OVER THE Entire transient interval but will store output only at ius intervals. Hence, The program stores and outputs every tenth timepoint.

ON3" MODEL X33 NPN BF=30 RB=50 VA=20 2H03P001 1H1 01 030 04. HO AN TOJO O E EV TUD. CONDASS 4 0 10FD WE + 9 1K 1 005 E 5 38 · • • 6EX + Z E 10 ¥2 8 5 1x ١ I DY O I NIA AEE 9 0 0C -15 ACC 2 0 0C 15 1 DNE TRANSISTOR AMPLIFIER TRANSISTOR ANPLIFIER OVER THE FREQUENCY RANGE OF 142 TO 100NEGH2. ٦ THE FOLLOWING DECK DETERMINES THE AC SMALL SIGNAL RESPONSE OF A DHE) QN3* SNOOT SNT NANT. 1.0 2 0 NIN 21 30. 40067 01 Nhe 94-50 49-100 14-0-148 C1C-564 S O NT TOJA DO TNINA O E DY TUATUO. X1 5 4 38) 10 0 2 6 10 WD I 5 10K ALM I O LOUTE O & SHE SHE SHE SHE 5 30 0 9 33A STUPLE ATL INVERTER TRANSIENT INTERVAL IS O TO LOONS IN INS STEPS. WITH DELAY, RISE, AND FALL TIMES OF 2NS AND A PULSE WIDTH OF JONS. THE PULSE RESPONSE OF A SIMPLE ATL INVERTER. THE INPUT IS A PULSE FROM O TO 9 VOLTS GN3. NIN LOON 40 DO. 0 \$ 1004 100* 001-01 21-30-1-51 05-34 06-38 NAN 100H 1300H. #E # 8 10K WCS 1 2 10K XCI 1 3 10K 100H + 9 5 20 100H Y Z E 10 W22 0 0 1K **HI Z I ISW** NIA **A** 1 AEE 8 0 DC -15 XCC 1 0 0C 15 STAPLE DIFFERENTIAL PAIR ANIAY JAITHARAAATO SJAPLE A TO NOITONUA AAANAAT THE FOLLOWING DECK DETERMINES THE DC OPERATING POINT AND SMALL SIGNAL EXAMPLE DATA DECKS \$ 49.00 TI 30A9

i

.

)

.

)

.

1

,

)

)