Copyright © 1995, by the author(s).
All rights reserved.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission.

# LOW POWER ANALOG CIRCUITS FOR AN <br> ALL CMOS INTEGRATED CDMA RECEIVER 

by

## Lapoe E. Lynn

# LOW POWER ANALOG CIRCUITS FOR AN ALL CMOS INTEGRATED CDMA RECEIVER 

by<br>Lapoe E. Lynn

Memorandum No. UCB/ERL M95/73
1 September 1995

## ELECTRONICS RESEARCH LABORATORY

College of Engineering University of California, Berkeley 94720

## Acknowledgments

It is not often that one gets the chance to reflect on all the people and factors that have contributed to what is, in a sense, the culmination of $18+$ years of education. Therefore, while keeping in mind that there are many who must necessarily go unmentioned here (but whose influence is gratefully remembered), I would like to thank the following people for helping me arrive (finally!) at this point.

This research was conducted under the kind support of the Advanced Research Projects Agency (ARPA) in the form of an NDSEG Fellowship, as well as through ARPA contract \#J-FBI 92-150 under the guidance of Professor Robert Brodersen. Thanks to Prof. Brodersen and Prof. Paul Gray for reviewing this write-up. Many thanks also go to Tom Boot, Peggy Brown, Elise Mills, and Heather Brown for their relentlessly efficient (and friendly!) administrative support.

An integral part of being a senior graduate student, although it is not necessarily included in the job description, is helping the younger students who follow after you. Not enough can be said about this function -- graduate school would have been useless for me, without the advice and guidance of my peers. I have been in the happy position of learning from some of the best and most generous. Dave Cline and Thomas Cho have each spent hours of their valuable time patiently helping me with ideas, pointing me towards papers, and even donating much of their test setup to me. However, my deepest gratitude must go to Samuel Sheng. Drawing on a breadth and depth of knowledge unlike any I have ever seen, Sam has lent me invaluable guidance, direction, support and friendship (despite being burnt-out like a used piece of charcoal!). The reference page for this work should

## Acknowledgments

have one large reference to [Sam Sheng's Brain] written in 42 point font across the center.

On a less technical front, without the love and support of friends and family, I would certainly never have finished this project, and would no doubt have long since collapsed into a burnt-out pile of wreckage. The playful antics of the RF group, the often distracting 550 gang, and the hard-core analog gurus of PRG group, all helped make work a fun place to be. And without friends like James Kao, Joy Ku, John Yen(bo), Aiting Tung, Chris Rivera, Jennifer Cheng, Sam Sheng, and Sally Chen, I probably would have long since lost my mind and moved back to Colorado.

Friends like Kevin Stone, Dipanwita Deb, Susanne Wong and Sekhar Narayanaswami, are the type of friends that you know will stick with you through the end of the world. Thanks to Sus for putting up with such an awful roommate, Dip for calling and calling... even though I always flaked, Sek and Kevin for making the long hours in Cory bearable. You guys are the best.

And finally, I have to thank the four people whose love has made me who I am, and whose strength has carried me to where I am now.

Helen, who has made the last year and a half the fullest and richest of my life. Helen, thank god you have a lot of patience and a good sense of humor! :)

Aenoch, who has watched over me as carefully as any big brother could. Hang in there, big guy.

And finally, I'd like to dedicate this work to my parents with all my love. Mom, Dad... believe it or not, you guys are pretty darn cool.

## Table of Contents

Table of Contents ..... 1
List of Figures ..... 3
Introduction ..... 7
Motivation ..... 9
Architecture 9
Chip Design 12
Process 14
Background ..... 19
Analog to Digital Conversion 19
The Subranging Architecture 21
The Pipelined Architecture 22
The Sample and Hold Circuit. 24
VGA Circuit Design ..... 29
Introduction 29
Amplifier Topology 30
Operational Amplifier Design 39
Optimizations 44
A to D Design ..... 51
Introduction 51
Architecture 53
Comparator Design 57
A to D Optimizations 67
Results 75
Design Prototype 75
Conclusion ..... 83
Appendix A ..... 87

## List of Figures

Chapter 2
FIGURE 1. Superheterodyne Transceiver Architecture ..... 10
FIGURE 2. Subsampling Downconversion Illustrated ..... 11
FIGURE 3. 4 x oversampled sine wave ..... 12
FIGURE 4. Integrated CDMA Receiver Chip ..... 13
Chapter 3
FIGURE 1. A/D conversion function ..... 19
FIGURE 2. Simple 3-Bit Flash Converter ..... 20
FIGURE 3. 3-Bit -- 2-Bit Subranging A/D architecture. ..... 22
FIGURE 4. Single Stage of a Pipeline A/D Converter ..... 23
FIGURE 5. 2 bit -- 2 bit Pipeline Conversion Example ..... 23
FIGURE 6. Simple Sample and Hold ..... 24
FIGURE 7. Sources of Error in Basic Sample and Hold ..... 25
FIGURE 8. Bottom Plate Sample and Hold ..... 26
Chapter 4
FIGURE 1. Simple Sample and Hold Block ..... 30
FIGURE 2. Coupling of Digital Ringing into Signal Path ..... 31
FIGURE 3. Setling Time Error ..... 32
FIGURE 4. Non-overlapping clock phases used to control sample \& hold. ..... 33
FIGURE 5. Two Port Representation of Operational Transconductance Amplifier ..... 34
FIGURE 6. Amplifier in Hold Mode (Evaluation Phase) ..... 35
FIGURE 7. SHA topology sampling onto Cl as well as CS . ..... 36

## List of Figures

## FIGURE 8. Final SHA topology including clock phasing 37

FIGURE 9. Addition of gain control (shown single ended) 38
FIGURE 10. 2 bit -- 2 bit Pipeline Conversion Example with small gain error 39
FIGURE 11. AGC compensation of gain errors by negative feedback control loop 40
FIGURE 12. Telescopic cascode amplifier 41
FIGURE 13. Bias generation for telescopic cascode amplifier 42
FIGURE 14. NMOS vs. complementary pass transistors 43
FIGURE 15. Transistor sizing for sample and hold switches 44
FIGURE 16. Transistor sizing for transconductance amplifier 46
FIGURE 17. VGA Stage Transient Analysis Showing Reduction in Settling Time Due To Signal Dependent Kickback Noise. 50

## Chapter 5

FIGURE 1. Effect of spreading a transmit pulse 51
FIGURE 2. Effect of spreading on transmit power spectrum 51
FIGURE 3. Modified 1-bit to 3-bit pseudo pipeline architecture 54
FIGURE 4. Modified 1-bit to 3-bit pipeline functionality illustrated 55
FIGURE 5. Basic Diff Pair 57
FIGURE 6. High speed, low offset comparator (after [13]) 58
FIGURE 7. Input sampling network (ISN) 59
FIGURE 8. Modified doubly-differential input stage 60
FIGURE 9. Standard double-differential pair stage 61
FIGURE 10. Diff pair transfer characteristic (Iout = A*tanh(vin)) 61
FIGURE 11. Final high-speed differential comparator 62
FIGURE 12. Comparator clock phases 63
FIGURE 13. Comparator during reset phase of operation $(\phi 1=0, \phi 2=\mathrm{Vdd}) 63$
FIGURE 14. Comparator during reset phase of operation $(\phi 1=0, \phi 2=0) \quad 65$
FIGURE 15. Comparator at beginning of evaluation phase of operation $(\phi 1=\mathrm{Vdd}, \phi 2=$ 0) 66

FIGURE 16. Effect of common mode shift on output of modified input stage 67
FIGURE 17. Device sizes for comparator 69
FIGURE 18. Single Comparator Transient Analysis Showing Correct Digital Output Based on Comparison of Input to Reference (top panel). 73

## List of Figures

## Chapter 6

FIGURE 1. 3-Bit Analog to Digital Converter Layout 75
FIGURE 2. Comparator Layout 76
FIGURE 3. Prototype 3-Bit Flash A/D Chip Layout. (Preceeded by Sample and Hold Circuit) 77
FIGURE 4. Integral Nonlinearity as a Function of Step, Including Layout Error Between Steps Seven and Eight. 78
FIGURE 5. Final Chip Including Entire Analog Receive Chain 79
FIGURE 6. FFT of Output of Prototype Design. Input is a 100 kHz sine wave and is sampled at 16 MHz . SNDR is $\sim 22 \mathrm{~dB} .81$

## CHAPTER 1

## Introduction

As interest in wireless portable computation has blossomed over the past several years, the electronics industry has seen the much anticipated debut of such products as the Apple Newton fall upon lethargic sales and widespread consumer dissatisfaction. These systems have attempted to provide a networked computing environment to individuals by basically building a small computer with a cellular phone connection to provide "connectivity" to the growing internet. However, portability requirements have severely limited the amount of computing resources that can be placed in such units; this fact, coupled with the use of a low-bandwidth wireless link have resulted in products that have failed to provide the quality of service necessary to please the modern-day consumer. An alternative is the UC Berkeley InfoPad.

The Infopad system places almost all of the user's computation in large, non-portable resources on a high-speed wired network, all of which is connected to the portable unit through a wideband wireless radio link. Such a system has many attractive advantages over current implementations. By moving a majority of the computation away from the portable unit, significant power savings can be achieved, extending battery lifetime for the user. Furthermore, since voice and pen recognition are also performed by the non-portable server, information passing over the wireless link is restricted to voice and video data. Since these forms of data are inherently resistant to bit errors (i.e. the human senses may not detect bit errors below a certain level), a higher bit-error rate can potentially be toler-
ated in the radio connection. The caveat to all of these advantages is that the requirements of the wireless radio link become much more severe. Supporting multiple users demanding multimedia (e.g. video) data rates results in a system which consumes a large amount of bandwidth. The UC Berkeley Infopad Project is an attempt to design such a system. Therefore, the design of the Infopad radio needs to simultaneously achieve high speed, wide bandwidth, extremely low power, and high integration.

The work presented here represents part of the effort to design and build the infopad radio receiver as a low-power, monolithic, single-CMOS-chip. In particular, this work focuses on the design and implementation of high speed, discrete-time variable gain circuits, as well as an extremely fast, low power 4 bit analog to digital converter for use in the integrated receiver chip.

## CHAPTER 2

## Motivation

### 2.1 Architecture

In order for a true multimedia server to support video data to multiple terminals, a large amount of bandwidth is required. In fact, almost 100 MHz of bandwidth are specified for the system in order to support up to 50 users in a single cell (taking into account that high quality compressed video data rates require on the order of $1-2 \mathrm{Mb} / \mathrm{sec}$ ). This is quite a sizeable amount of data, and in order to robustly support such a broadband transmission, a direct sequence spread spectrum modulation scheme was adopted [1]. While there are numerous reasons for taking advantage of the noise immunity and potential multipath interference rejection of a spread signal, the decision to transmit a CDM (Code Division Multiplexed) signal has several significant side effects on the design of the receiver circuitry (see [2], [3], and [4]). Perhaps the most obvious is that each user must now receive and decode a transmit pulse that has been modulated with a pseudorandom code, requiring high speed signal processing to despread the information. On the other hand, no frequency tuning in the receiver is required since the entire band is translated directly to baseband (actually, the signal is mixed to a low IF frequency where it is directly converted from analog to digital and mixed to baseband digitally). Also, since quantization noise is rejected by the spread spectrum processing gain, the resolution requirements on the ADC in the receiver are greatly reduced [5]. Table 1 is a summary of the specifications for the InfoPad
radio receiver design [1]. A standard superhetero-
TABLE 1. System Parameters

| Carrier Frequency | $>1 \mathrm{GHz}$ |
| :--- | :--- |
| Chipping Rate | $64 \mathrm{MChips} / \mathrm{sec}$ |
| Spreading Gain | $64(18 \mathrm{~dB})$ |
| Raw User Data Rate | 2 Mbps |
| Symbol Rate | 1 Mbaud (DQPSK encoded) |
| Rec'd Signal Strength | -80 dBm to -40 dBm |
| (into 50 ohms) | (dynamic range) |
| AD Resolution | 4 bits |
| A/D Conversion Rate | $128 \mathrm{Msamples} / \mathrm{sec}$ |

ment the receiver design presented above. A representative block diagram for such a receiver is shown in Figure 1 including a transmit section. Down conversion is performed in two steps before analog-to-digital conversion -- requiring two local oscillators, multiple mixer and amplifier chips, and numerous
dyne architecture could certainly be used to implediscrete filter components. Clearly, such a design does not lend itself easily to a highly integrated, low-power implementation [6]. The power consumed by each active ele-


FIGURE 1. Superbeterodyne Transceiver Architecture
ment is included in Figure 1. The receiver alone consumes on the order of 750 mW of power, with a large portion of that going into the discrete A/D converters. By designing low-power A/D converters in CMOS technology and by switching to a quasidirect conversion architecture, higher integration and significant power savings can be achieved.

A homodyne conversion can be achieved by subsampling the RF carrier directly [7]. By constraining the subsampling rate to be an integer divisor of the carrier frequency, the RF signal is converted directly to a discrete-time baseband signal. Although energy from every integer multiple of the sampling frequency is mixed down to the discretetime baseband region, prefiltering can be applied to narrowband the noise around the RF carrier band. Figure 2 shows the process of subsampling in the spectral energy domain. The InfoPad CDMA radio uses this technique to replace the superhet archi-

plexity. However, the InfoPad CDMA radio design does not quite follow this model exactly. In order to avoid the multitude of problems associated with direct conversion receivers, the subsampling mixers convert the RF signal to a low intermediate frequency of 64 MHz . This signal is directly converted to 4 bits of digital information at a $4 x$ oversampling rate of 256 MHz , and is subsequently mixed to baseband digitally (a 4 x oversampling ratio is required for the timing recovery loop). At such a high conversion rate, the design of a low-power CMOS A/D converter becomes quite challenging even for only 4 bits of resolution. Fortunately, as Figure 3 illustrates, a 64 MHz sine wave, sampled at 256 MHz consists of mostly zero samples. Therefore, by multiplying the input signal (on a sample by sample basis) with the


FIGURE 3. 4x oversampled sine wave values shown in Figure $3(+1,0,-1,0,+1 \ldots)$, every other sample can be eliminated. The net result is that the analog to digital conversion only needs to take place at 128 Msamples/sec. (Still a formidable number for a low power CMOS converter!)

### 2.2 Chip Design

A block diagram of the fully integrated receiver chip is shown in Figure 4. The shaded blocks indicate the focus of this work. The automatic gain control circuitry could be placed either before or after the sampling demodulator blocks, but by placing the AGC after the subsample-mixing operation, the design moves to the discrete time domain. Discrete time amplifiers can implement precisely controlled gain determined by the

ratio of capacitors. Furthermore, by switching in and out capacitors, the amount of gain can be controlled digitally in discrete increments. But perhaps most importantly, a discrete-time amplifier can be implemented as a cascade of stages. A continuous-time amplifier before the mixer would not only require inductor tuning to the RF carrier frequency (and therefore, off-chip components), but would also suffer from bandwidth shrinkage if more than one stage were to be cascaded together. A discrete-time, switched capacitor implementation is immune to bandwidth shrinkage because the sampling operation can be thought of as a folding of the entire frequency axis of the received signal into the 0 to $2 \pi * \mathrm{f}_{S}$ range. Amplification of each sample affects the entire 0 to $2 \pi * f_{S}$ band. Therefore, high gain can be achieved without loss of bandwidth (although a settling time requirement must still be met).

### 2.3 Process

By implementing the functional blocks described in this section in CMOS, an enormous reduction in complexity, component count, and power consumption can be achieved. Furthermore, by using a standard digital CMOS process, the digital signal processor which performs the spread spectrum demodulation can also be integrated onto the same die, resulting in a single chip radio receiver! (Although at the time of this writing, the DSP block has been fabricated on a separate die. [4].) Digital CMOS technology has advanced rapidly over the past few years, thanks largely to the impetus provided by the growing computer industry. Therefore, a CMOS process geared for a digital application can achieve higher integration and lower cost than an analog process because of finer line-widths and fewer processing steps. In order to achieve the
eventual goal of a single-chip solution, the InfoPad CDMA radio has been designed in a standard digital CMOS process. Access to this 1.0 micron Hewlett-Packard technology was provided by the MOSIS service. Unfortunately (and perhaps not surprisingly), there are several pitfalls to designing high-performance analog circuits in a technology intended primarily for digital circuit design. Precision resistors, for example, are not available in this process. Transistor output impedance is lower than might be expected from an analog CMOS process of comparable minimum gate length. Bipolar transistors usually provide too little benefit, usually require static power consumption, and are too costly to justify in a digital design (many analog technologies at the time of this writing include the ability to implement bipolar and CMOS transistors -- and are called BiCMOS processes), but perhaps most importantly, a digital technology lacks a second layer of polysilicon which is used in analog designs to implement precision capacitors. Analog CMOS circuit designs utilize two layers of polysilicon, separated by a thin layer of dielectric oxide, to create the floating capacitors used in switched-capacitor and sample-and-hold circuits. The absence of a second layer of poly makes the creation of these capacitors difficult since the dielectric oxide separating the metal and polysilicon layers is typically quite thick, resulting in a capacitance-per-unit area 100 times smaller. Therefore, capacitors created in this technology from overlapping plates of metal and/or polysilicon consume a large amount of area; and perhaps even more importantly, each capacitor implemented in this fashion, includes a large parasitic capacitance to the substrate whose value is as large or even larger than the value of the desired capacitor.

TABLE 2. NOMINAL PROCESS SPECIFICATIONS

| Parameter | Value | Parameter | Value |
| :---: | :---: | :---: | :---: |
| NMOS $\mathrm{V}_{\mathrm{T}}$ | 0.74 volts | PMOS $\mathrm{V}_{\mathrm{T}}$ | -0.85 volts |
| NMOS KP ( $\mu \mathrm{C}_{\mathrm{ox}}$ ) | $119 \mu \mathrm{~A} / \mathrm{V}^{2}$ | PMOS KP ( $\mu \mathrm{C}_{\mathrm{ox}}$ ) | $34.0 \mu \mathrm{~A} \mathrm{~V}^{2}$ |
| NMOS L ${ }_{\text {d }}$ | $0.16 \mu \mathrm{~m}$ | $\mathrm{PMOS}^{\text {L }}$ D | $0.105 \mu \mathrm{~m}$ |
| NMOS delta_W | $0.36 \mu \mathrm{~m}$ | PMOS delta_W | $0.39 \mu \mathrm{~m}$ |
| NMOS gamma | $0.58 \mathrm{~V}^{1 / 2}$ | PMOS gamma | $0.50 \mathrm{~V}^{1 / 2}$ |
| NMOS lambda | 0.02 | PMOS lambda | 0.085 |
| Capacitance |  |  |  |
| $\mathrm{t}_{\text {ox }}$ | 161 A | $\mathrm{C}_{\mathrm{ox}}$ | $2.17 \mathrm{fF} / \mu \mathrm{m}^{2}$ |
| $\begin{aligned} & \mathrm{C}_{\text {poly-sub }} \\ & \text { fringe per edge } \end{aligned}$ | $\begin{aligned} & 0.058 \mathrm{fF} / \mathrm{mm}^{2} \\ & 0.043 \mathrm{fF} / \mathrm{\mu m} \end{aligned}$ | $\mathrm{C}_{\text {M1-poly }}$ fringe per edge | $\begin{aligned} & 0.055 \mathrm{fF} / \mathrm{mm}^{2} \\ & 0.049 \mathrm{fF} / \mu \mathrm{m} \end{aligned}$ |
| $\begin{aligned} & \hline \mathrm{C}_{\mathrm{M1} \text {-sub }} \\ & \text { fringe per edge } \end{aligned}$ | $\begin{aligned} & 0.031 \mathrm{fF} / \mathrm{mm}^{2} \\ & 0.044 \mathrm{fF} / \mu \mathrm{m} \end{aligned}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{M} 1-\mathrm{M} 2} \\ & \text { fringe per edge } \end{aligned}$ | $\begin{aligned} & 0.035 \mathrm{fF} / \mathrm{mm}^{2} \\ & 0.046 \mathrm{fF} / \mu \mathrm{m} \end{aligned}$ |
| $\mathrm{C}_{\mathrm{M} 2 \text {-sub }}$ fringe per edge | $\begin{aligned} & 0.015 \mathrm{fF} / \mathrm{mm}^{2} \\ & 0.035 \mathrm{fF} / \mathrm{\mu m} \end{aligned}$ | $\mathrm{C}_{\mathrm{M} 2-\mathrm{M} 3}$ fringe per edge | $\begin{aligned} & 0.035 \mathrm{fF} / \mu \mathrm{m}^{2} \\ & 0.049 \mathrm{fF} / \mu \mathrm{m} \end{aligned}$ |
| Sheet Resistance |  |  |  |
| $\mathrm{R}_{\text {ndiff }}$ | 2.4 ohms/sq | $\mathrm{R}_{\text {pdiff }}$ | $2.0 \mathrm{ohms} / \mathrm{sq}$ |
| $\mathrm{R}_{\text {poly }}$ | 2.2 ohms/sq | $\mathrm{R}_{\mathrm{M} 1, \mathrm{M} 2}$ | 0.07 ohms/sq |

Table 2 is a summary of some of the key parameters associated with this process. A key point of interest is the fact that the NMOS transistors undergo a mask shrink during processing, resulting in an NMOS device with a minimum drawn gate length of 0.8 microns instead of the 1.0 micron drawn length of a minimum sized PMOS device.

Therefore, an important design consideration is the asymmetry of the technology (i.e. the n-type transistors have a significantly higher $f_{T}$ than the p-type devices not only due to a higher carrier mobility, but also due to a shorter minimum gate-length.

The following chapters will detail the design, implementation and testing of the AGC and A/D converter motivated in this section.

## Motivation

## CHAPTER 3

## Background

This section is intended to give some background material on MOS switched capacitor sampling and $\mathrm{A} / \mathrm{D}$ converter techniques (especially high-speed topologies). It is by no means a comprehensive discussion or tutorial on design of either type of circuit.

### 3.1 Analog to Digital Conversion

In a world increasingly dominated by digital signal processing, analog to digital converters play an important role as the interface between "real-world" analog signals and the digital circuitry used to process them. Conceptually, an $A / D$ converter takes an input signal and compares it to a set of predetermined equally-spaced reference values, outputting a digital code for whichever value is closest to the input signal. In this manner, an A/D converter quantizes the range of possible values a signal can take and approximates the real signal level with one of the quantized values. This approximation function adds a natural error to the output of the A/D. Referred to as quantization noise, this error is determined by the resolution of the converter and has a major impact


FIGURE 1. A/D conversion function

## Background

on the design of the A/D. In fact, for each additional bit of digital output desired, the resolution required (i.e. the number of reference levels used for comparison) increases by a factor of two.

Figure 1 shows the basic functionality of an $\mathrm{A} / \mathrm{D}$ converter block, including the division of the input range into $2^{n}$ equally spaced levels. Clearly, in order to reduce the quantization noise introduced by the converter, more resolution is desirable. However, since complexity increases with both speed and resolution requirements, several different architectures of converters have evolved.

The most basic $A / D$ architecture is the flash converter. A representative flash converter is a simple, logical extension of Figure 1. It consists of $2^{n}$ comparators, each comparing the same input signal against one of $2^{n}$ different reference voltages generated from

a resistive ladder bias. All of the comparators work in parallel, and are followed by digital logic converting their $2^{n}$ outputs into an $n$-bit number. A simplified schematic of one possible implementation of a 3-bit flash converter is shown in Figure 2. (It should be noted that since the input signal is assumed to be within the $\mathrm{V}_{\text {ref+ }}$ to $\mathrm{V}_{\text {ref- }}$ range, only $2^{\mathrm{n}}-1$ references and comparators are really necessary.) Flash converters are fast, straightforward, and have very low latency; but they have the major drawback that size and power increase exponentially as the resolution is increased. A 12 bit converter requiring $2^{12}=4,096$ comparators is clearly a distasteful proposition at best! Therefore, alternative architectures have been developed for high accuracy conversion.

### 3.2 The Subranging Architecture

Subranging and pipelined A/D converters represent two methods of reducing the area and power consumption of high resolution flash converters. A subranging architecture performs the conversion function in two steps using essential two flash converters -- a "coarse" and a "fine" converter. For example, an 5 bit comparator could be broken up into a 3 bit coarse comparison and a 2 bit fine comparison as shown in Figure 3. In this manner, the comparator count is reduced from $\left(2^{5}-1\right)=31$ to $\left(2^{3}-1\right)+\left(2^{2}-1\right)=10$. Such a savings never comes without a cost, and indeed the subranging architecture suffers a speed hit when compared to a straightforward flash converter. The fact that the conversion must occur in two steps -- with the coarse comparison necessarily finishing before the fine conversion can begin -- decreases the maximum rate at which the subranging converter can be clocked.


FIGURE 3. 3-Bit -- 2-Bit Subranging A/D architecture.

### 3.3 The Pipelined Architecture

Unlike the subranging A/D, the pipelined architecture eliminates the need for the coarse conversion to complete before the fine conversion can begin by latching the signal in between the two steps. This is exactly the same technique used in pipelining digital datapaths. By sampling and holding the signal in between functional blocks, the latency of the converter is increased, but the throughput is also increased. Furthermore, the pipelined converter can relax the offset requirements of the fine comparators by replacing the mux shown in Figure 3 with an analog subtracter. Once the most significant bits of the signal are known, they can be passed through a DAC and an analog representation of the MSB's


FIGURE 4. Single Stage of a Pipeline A/D Converter

figure 5. 2 bit -. 2 bit Pipeline Conversion Example
can be subtracted off from the signal. In this way, the residue that is left, which represents the LSBs of the signal, can be gained up to the original signal level. In Figure 5 for example, a 4 bit converter having an LSB size of 120 mV is broken up into a 2 bit -- 2bit pipeline. After passing through the first set of comparators, the difference between the input and the analog representation of the 2 MSBs is generated and amplified for conversion into the LSBs. In the final conversion step, the LSB size has changed to 480 mV . A sample block diagram of one stage of a pipeline $A / D$ converter is shown in Figure 4. Multiple stages may be hooked up together, and any number of bits (limited by flash converter size) may be resolved in each stage. Finally, pipeline converters have one other feature which makes them very attractive to use -- namely, digital correction. Digital correction takes

## Background

advantage of the gain between stages of a pipeline converter in order to reject the random offset inherent in all comparators. By using extra comparators to detect when the signal has been incorrectly evaluated in a previous stage, a properly implemented digital correction scheme can make the comparator offset in all but the very last stage of the pipeline irrelevant. Furthermore, the input-referred offset of the final stage gets divided by the sum of all the interstage gain preceding it. In other words, the required comparator offset for a 1-bit per stage, 10 stage pipeline converter would be $2^{10}=$ 1024 times less stringent than the offset required of a flash converter! For a full explanation of the technique of digital correction, please see [8].

### 3.4 The Sample and Hold Circuit.

Almost all $A / D$ converters not only convert an analog signal into a digital number, they also convert a continuous time waveform into a signal which is discrete in time. Therefore, the $A / D$ converter samples the input signal at discrete instants of time usually at a fixed rate (the conversion rate). Sample and hold circuits typically precede $A / D$ converters and perform the continuous-to-discrete-time conversion so that the converter does not have to deal with a rapidly changing signal -- instead, by sampling the


Figure 6. Simple Sample and Hold


FIGURE 7. Sources of Error in Basic Sample and Hold
input signal before feeding it to the A/D, the sample and hold circuit (or $\mathrm{S} / \mathrm{H}$ ) provides the converter with signal which is stable and well-behaved.

The principle behind most CMOS S/H circuits is very analogous to the idea used in dynamic digital logic. One of the advantages of metal-oxide-semiconductor (MOS) technology over bipolar junction transistor technology is it's ability to store charge for relatively long periods of time. Dynamic logic families take advantage of this ability by passing "packets" of stored charge from one circuit to the next; storing each desired signal on parasitic capacitances available at each stage. $\mathrm{S} / \mathrm{H}$ circuits mimic this technique, but utilize larger, more precisely controlled capacitors to manipulate the more delicate analog signals. A diagram of a simple sample and hold is shown in Figure 6. The natural characteristics of the MOS transistor make it an excellent choice for use as a switch. The right hand side of Figure 6 shows the circuit with a MOS pass gate used to replace the ideal switch. As long as transistor $M_{\text {pass }}$ is on, the switch is closed, and the output voltage will track the input voltage. When the control voltage on the gate of $M_{\text {pass }}$ drops below $V_{\text {in }}+$ $V_{T}$, the transistor turns off, and a sample of charge $V_{i n} * C_{S}$ is stored on the sampling capacitor. The right hand side of Figure 7 shows the voltage across the sampling capacitor track-
ing the input waveform until the sampling instant. After the sampling instant has passed, the value on the capacitor is held constant, and should equal the value of the input at the sampling instant. However, as Figure 7 illustrates, the act of opening the switch can introduce an error into the sampled voltage. First of all, the overlap capacitance of the pass transistor provides a capacitively-coupled path for the control voltage to inject charge onto the sampling node. As the control voltage falls (turning off the pass transistor), a capacitive divider between $C_{\text {overlap }}$ and $C_{\text {sample }}$ is formed. The resulting error is given by:

$$
\begin{equation*}
\Delta v=-\left(\frac{C_{\text {overlap }}}{C_{\text {sample }}}\right) V_{d d} \tag{EQ1}
\end{equation*}
$$

Equation 1 assumes that the control voltage switches from the supply $V_{d d}$ to ground, and does so quickly (the switching time is on the order of the RC time constant associated with the sampling capacitor and the on-resistance of the switch). Another source of error comes from the charge stored in the channel of the MOS transistor. Since the transistor is turned off quickly, the charge in the channel of the device is left to dis-

charge to either $C_{S}$ or to the input. The amount that flows to $C_{S}$ depends on the impulse response of the distributed resistance of the channel in series with the impedance on either side of $i$; however, a reasonable approximation
figure 8. Bottom Plate Sample and Hold
assumes that $1 / 2$ the channel charge flows to each side of the transistor for a fast $V_{d d}$ to ground transition. The resulting error is:

$$
\begin{equation*}
\Delta v=-\frac{1}{2}\left(\frac{Q_{\text {channel }}}{C_{S}}\right)=-\frac{1}{2} \frac{\left(L_{\text {eff }} W C_{o x}\left(V_{d d}-V_{i n}-V_{T}\right)\right)}{C_{S}} \tag{EQ2}
\end{equation*}
$$

The fact that the error introduced is dependent on the input voltage has dire consequences. The input dependence means that the error is no longer a DC offset phenomenon, and is therefore more difficult to remove for most systems.

Figure 8 shows an improved design for a sample and hold circuit. A technique known as bottom plate sampling is employed to remove the signal dependence in the error term. The operation can be understood as follows: At first, $S_{1}$ and $S_{2}$ are closed, allowing the input signal $V_{\text {in }}$ to be sampled onto the capacitor $C_{S}$. When $S_{S}$ and $S_{l}$ are opened, an amount of charge proportional to the signal voltage and to the size of capacitor $C_{S}$ is left floating on $C_{S}$ exactly as in the previous circuit. However, if $S_{2}$ is opened slightly before $S_{1}$, then the second switch determines the sampling instant. Since both drain and source of transistor $S_{2}$ are at ground, no signal dependent charge injection is introduced. When $S_{1}$ is subsequently turned off, the charge in the channel sees an open circuit on the other side of $C_{S}$ and therefore all the charge must flow to the other side of the transistor to the input source (and again no error is introduced). Finally, both $S_{3}$ and $S_{4}$ switches close, and the high gain op amp is now closed in a negative feedback loop, forcing the voltage at the inputs to the same voltage. Therefore, the charge on $C_{S}$ integrates out onto $C_{l}$. If no additional circuitry is provided to remove the residual charge on $C_{I}$ after every cycle, then the circuit of

## Background

Figure 6 implements an integrator function. However, if the charge on $C_{I}$ is reset after every sample, then by carefully ratioing the sizes of the two capacitors, a voltage gain of $C_{S} / C_{I}$ can be realized. Therefore, if $C_{S}=C_{l}$, then the output voltage should equal the input signal captured at the sampling instant.

Switched capacitor sampling circuits, while traditionally used as a unity gain sample and hold preceding an A/D converter, can be easily adapted to perform a straightforward gain function. By simply ratioing $C_{S}$ and $C_{l}$, the sample and hold circuit in Figure 6 effects a gain of $C_{S} / C_{I}$. Pipeline $\mathrm{A} / \mathrm{D}$ converters perform interstage gain in this manner, since the signal travelling down the pipeline is already discrete time. An added bonus is achieved by switching $S_{3}$ to a reference voltage from a DAC instead of to ground (See section 3.3 on pipeline converters). The resulting output is $\left(C_{S} / C_{l}\right) *\left(V_{\text {in }}\right.$ - $V_{r e f}$ ). Therefore, the interstage gain, and the subtraction of the MSBs can be efficiently combined into this one circuit.

## CHAPTER 4

## VGA Circuit Design

### 4.1 Introduction

A portable terminal such as the InfoPad must have variable gain placed in the receive path of its radio. The explanation for this requirement is simple: The "portability" of the terminal implies that the receiver may be moving at any given time. A moving terminal may be physically very close to the transmitter (and therefore receiving a strong signal), and then move very far away (where it receives a weak signal). Additionally, there may or may not be a direct line of sight (LOS) between transmitter and receiver -- where loss of LOS can cause severe degradation of received signal power. Wireless receivers must include cir- ${ }^{-}$ cuitry to automatically adjust to these changes in environment. Simply put, the purpose of the automatic gain control circuit (AGC) is to automatically adjust the gain of the receive path so that the signal processed by the baseband circuitry appears to be of constant power regardless of the actual signal size at the antenna. If the signal level after the AGC is too large, then either the A/D or the AGC itself may begin to clip the waveform, resulting in severe distortion and loss of signal. (Although this is sometimes acceptable in certain phase-modulated systems). On the other hand, if the received signal is still too small after the last AGC stage, the A/D converter may not be able to resolve it (i.e. quantization noise will overwhelm the signal). In other words, the AGC and the A/D combine to detect a signal with a wide dynamic range. While it is true that bits in the A/D may be traded off for gain in the AGC (i.e. increased resolution in the A/D, beyond the minimum required for

SNR, allows it to detect a potentially smaller signal), higher resolution converters soon become prohibitively costly (in terms of power, area and complexity). Furthermore, the digital processing which follows the A/D (the spread spectrum demodulator in this case) must also process any additional bits added to the A/D -- again increasing power and area. In order to accommodate the entire 40 dBm of dynamic range in the received signal (see Table 1), the A/D converter would have to have 9 bits of accuracy (for a 0.3 volt signal). In the end, the $\mathrm{A} / \mathrm{D}$ can not bear the full load of accepting an extremely wide dynamic range, leaving the AGC as an important part of the wireless receiver design.

Every AGC contains two critical blocks -- a variable gain amplifier (VGA) and the power detector circuit which feeds back the control signal(s) used to adjust the gain of the VGA. At the time of this writing, the power detector for the InfoPad AGC has not been implemented. However, the VGA has been designed and implemented with the eventual addition of the detector and the control loop in mind. Therefore, the rest of this chapter will describe the design of the VGA block for the InfoPad receiver.

### 4.2 Amplifier Topology

As mentioned before, the design of the InfoPad CDMA radio's VGA is a significant departure from traditional designs. Because of the inherent sampling incorporated into the mixing operation, a multi-stage cascade of dis-


FIGURE 1. Simple Sample and Hold Block
crete-time amplifiers is used to replace a standard continuous-time VGA (variable-gain amplifier). Therefore, what was once an amplifier design problem involving a trade-off between gain and bandwidth becomes a sample-and-hold design requiring an op amp and a set of switched capacitors that can settle to four bits of accuracy within one clock period. Figure 1 shows a basic sample-and-hold amplifier as described in Section 3.4; it consists of an operational amplifier, sampling and integrating capacitors, and several switches made out of MOS transistors. However, such a simplistic design is inadequate for practical use. First, the design must be made differential. A differential circuit is necessary not only to reject charge injection from the switches (to first order, charge will inject equally into both paths becoming a common-mode offset), but perhaps more importantly, a differential topology is required to reject common mode noise coupling into the analog signal path (especially from the large digital signal processing block on chip used to demodulate the CDMA signal). Figure 2 shows how digital switching can cause common mode ringing on analog lines. If the sample is taken single-ended, a large error would result (often larger than the signal itself!). But a differential design with careful layout (so that parasitic


FIGURE 2. Coupling of Digital Ringing into Signal Path
capacitance is balanced differentially) can maintain a small differential signal amidst such large common mode noise.

As mentioned before, signal dependent charge injection can be a malignant sideeffect of the sampling operation. The timing of the control voltages for
switches $S_{1}, S_{2}$, and $S_{3}$ in Figure 1 must be designed to effect the bottom-plate sampling described in Section 3.4. When performing bottom plate sampling, the operational amplifier shown in Figure 1 is used to drive the output to the correct value proportional to the input voltage. While quite effective for combatting signal dependent charge injection, there is another side effect to this topology. When the circuit is in track mode, the output no longer follows the input voltage. Therefore, when the hold phase arrives, the output must settle to the correct output voltage from some reset

figure 3. Settling Time Error
value (usually zero). If the amplifier is appropriately designed with adequate phase margin, the settling curve follows an exponential curve with a single RC time constant, and a representative curve is shown in Figure 3. Typically, only half of the clock cycle time is dedicated to the hold period (the other half goes to the tracking period). Therefore, the output has half of one cycle ( $T / 2$ ) to exponentially approach it's final value. Unfortunately, an infinite amount of time is required for an exponential curve to reach it's final exact value. This can be seen in Equation 3, where $A$ is the final output value and the error goes to zero only for $t=$ infinity:

$$
\begin{equation*}
V_{\text {out }}=A\left(1-e^{-1 / \tau}\right) \tag{EQ3}
\end{equation*}
$$

Where $\tau$ is the time constant of the circuit. Therefore, there will always be an error introduced into the signal due to incomplete settling. Fortunately, the situation is not quite as grim as it may seem. The settling error incorporated in Equation 3, $\mathrm{Ae}^{-\mathrm{t} / \tau}$, is linearly proportional to the final value $A$ if $t$ is constant. In other words, if given the same amount of time to settle, the circuit will always settle to the same percentage of its final value. Therefore, the gain of the circuit will always be reduced by the constant factor $\mathrm{e}^{-\mathrm{t} / \tau}$. As long as $t$
is constant, this gain compression does not introduce a real error into the signal. In fact, the actual exact value of the gain is rather unimportant since the negative feedback from the AGC control loop will try to force the output of the VGA to be constant regardless of

figure 4. Non-overlapping clock phases used to control sample \& hold. the gain of each stage. (Although the compression still causes a loss of gain in the signal path!) However, a real error does enter the signal path when the allowed time, $t$, is not constant. Timing jitter in the sampling instant provided by the edge of a clock causes $t$ to vary somewhat from sample to sample, resulting in an error which is proportional to the jitter variation, $\Delta \mathrm{t}$, and to the slope of the settling curve at the sampling instant. Given enough time or a very fast circuit, this error can be quite negligible (since the slope of the curve decreases with time). Unfortunately, the InfoPad design has neither of these luxuries. The 128 Msample per second requirement translates into a 7.8 nanosecond clock cycle time. At most half of this (and in reality, much less than half) can be used for settling time.


FIGURE 5. Two Port Representation of Operational Transconductance Amplifier

Figure 4 shows clock phases for the circuit in Figure 1. The hold period (and therefore, the settling time) is reduced in length by the non-overlapping period between phases (necessary for proper sampling) as well as by the finite rise and fall time of the clock's edges. The hold period for the InfoPad radio's clocks is about 2.5 ns . In order to both avoid degrading the SNR of the signal, as well as to avoid significant gain attenuation, a the settling error in the receiver VGA should be kept smaller than half the LSB of the 4 bit converter. In other words, the error must be less than 1 part in 32 (3.125\%) of the signal level.

$$
\begin{gather*}
e^{-t / \tau} \leq 0.03125  \tag{EQ4}\\
t / \tau=\ln \left(\frac{1}{0.03125}\right) \cong 3.47 \tag{EQ5}
\end{gather*}
$$

Equation 4 and Equation 5 show that settling to this level of accuracy requires approximately 3.5 settling time constants. Plugging in $t=2.5 \mathrm{~ns}$ into Equation 5 gives $\tau$ on the order of 0.7 ns . However, since the VGA design consists of more than one stage, each settling error will add to the others, resulting in a larger error. For example, in order to keep the error lower than one-half LSB for a four stage VGA, each stage would need to settle to less than 1 part in $128(\sim 0.8 \%)$ of the exact value. The result is a $\tau$ on the order of $0.5 \mathrm{~ns} .$. or over 310 MHz of bandwidth.

Therefore, a careful design of the amplifier is required with settling time (and therefore, closed loop bandwidth) as a primary design constraint. One of the main limiting factors in the design of a high speed sample and hold amplifier (referred to as an SHA) is the operational amplifier used to drive the output to it's final value. In order to achieve the fastest possible circuit, a single-stage transconductance topology has been chosen for the op amp. The details of the design of this operational transconductance amplifier (OTA) is described later in this chapter. But for the purposes of this section, it is enough to know


FIGURE 6. Amplifier in Hold Mode (Evaluation Phase) that the OTA can be modeled as a $\mathrm{G}_{\mathrm{m}}$ transconductance with a high output impedance $R_{0}$, as illustrated in Figure 5.

Figure 6 shows the SHA during the evaluation phase of its operation. $C_{l}$ encloses he OTA in a series-shunt feedback loop with feedback factor:

$$
\begin{equation*}
f=\frac{C_{l}}{C_{l}+C_{S}+C_{p}+C_{i n}} \tag{EQ6}
\end{equation*}
$$

Where $C_{p}$ is the parasitic capacitance at the summing node, $C_{i n}$ is the input capacitance of the op amp, and $C_{L}$ is the output load being driven. Given that the open loop gain of the amplifier is $G_{m} R_{o}$, the closed loop gain and bandwidth of the circuit can be determined. Including the capacitive divider before the input to the OTA, the closed loop gain becomes:

$$
\begin{equation*}
A_{C L}=\left(\frac{C_{S}}{C_{S}+C_{P}+C_{i n}+C_{l}}\right)\left(\frac{A_{O L}}{1+A_{O L} f}\right)=\left(\frac{C_{S}}{C_{S}+C_{P}+C_{i n}+C_{l}}\right)\left(\frac{G_{m} R_{o} f}{1+G_{m} R_{d}}\right) \frac{1}{f} \tag{EQ7}
\end{equation*}
$$

$G_{m} R_{d} f$ is the loop gain, $T$, of the circuit, and $f$ is given by Equation 6, leaving:

$$
\begin{equation*}
A_{C L}=\left(\frac{C_{S}}{C_{S}+C_{P}+C_{i n}+C_{l}}\right)\left(\frac{C_{l}+C_{s}+C_{p}+C_{i n}}{C_{l}}\right)\left(\frac{T}{1+T}\right)=\frac{C_{s}}{C_{l}}\left(\frac{T}{1+T}\right) \tag{EQ8}
\end{equation*}
$$

The loop gain term in Equation 8 is close to unity for large values of $T$. However, in an AGC, a small reduction in the gain is quite irrelevant since the overall gain in the receiver is affected very little by this variation because of the negative feedback of the control loop. Therefore, lower values of $T$ are acceptable, and the closed loop gain of the amplifier in is close to (but not exactly) $C_{S} / C_{\rho}$. The settling time at the output node is determined by the output impedance of the closed-loop amplifier and by the output load. Therefore, the RC time constant at the output of the amplifier is given by:


FIGURE 7. SHA topology sampling onto $\mathrm{C}_{\mathrm{I}}$ as well as $\mathrm{C}_{\mathrm{S}}$.

$$
\tau=\left(\frac{R_{o}}{G_{m} R_{0} f}\right) C_{L}=\frac{C_{L}}{G_{m} f} \quad \text { (EQ 9) }
$$

Clearly, in order to maximize the speed of the amplifier, the feedback factor, $f$, should be made as large as possible, and the transconductance, $G_{m}$, should also be increased if possible. $G_{m}$ is an op amp parameter, and is discussed in Section 4.3. However, the feedback factor, defined in Equation 6 relates directly to $C_{S}$ and $C_{l}$. Unfortunately, in order to achieve a gain greater than one, the closed loop gain


FIGURE 8. Final SHA topology including clock phasing
of this topology, $C_{S} / C_{I}$ requires that $C_{S}$ be larger than $C_{l}$, reducing the feedback factor. An alternative topology is shown in Figure 7 in which the integrating capacitor is not only used to close the feedback loop around the OTA, but is also used as a second sampling capacitor to capture a sample of charge from the input. During the track mode (as shown in Figure 7) the two capacitors are shorted together in parallel, effectively making one large sampling capacitor. When the hold, or integration phase arrives, the switches shown in the figure are reversed and the charge on $C_{S}$ is transferred to $C_{I}$. The closed loop gain of the circuit is now $\frac{C_{s}+C_{l}}{C_{l}}$. In other words, the new topology achieves a larger loop gain for the exact same feedback factor and bandwidth (a gain of one has been added to the old $C_{S}$ / $C_{l}$ gain term). Alternatively, the sampling capacitor can be made smaller for the same closed loop gain, but higher bandwidth. (e.g. $C_{S}$ must equal $C_{I}$ to effect a gain of two in the new topology, but in the previous design $C_{S}$ had to be twice as large as $C_{I}$-- decreasing the feedback factor.) The final design of the SHA for the VGA is shown in Figure 8. The
center sampling switch across the op amp's inputs and an extra clock phase, $\phi_{\mathrm{s} 2}$, have been added to provide better charge injection matching from the sampling operation (charge injection from the center switch will be less dependent on geometry match-


FIGURE 9. Addition of gain control (shown single ended)
ing than charge from two separate switches). Not shown in Figure 8 is the control for changing the gain of this stage. Figure 9 shows the single-ended version of how this control is accomplished. When the indicated switch is closed, then the circuit is essentially the same as the circuit in Figure 7 whose operation was just described as having a closed-loop gain of $\frac{C_{s}+C_{l}}{C_{l}}$. However, when the switch is opened, $C_{S}$ is removed from the circuit. The closed-loop gain of the circuit now becomes $C_{l} / C_{l}$. Therefore, each stage of the final VGA consists of a SHA providing a gain of either $\frac{C_{S}+C_{I}}{C_{I}}$, or a gain of unity. This capacitive ratio can be chosen to be any value desired; however, increasing $C_{S}$ also decreases the feedback factor and therefore the bandwidth (Equation 6 and Equation 9). Due to the extremely high speed requirements of the InfoPad environment, stages implementing only 3 dB each have been cascaded together to provide 12 dB of total gain. 3 dB of gain (or approximately 1.4 x ) requires a
$C_{S}$ equal to a little less than half of $C_{l}$ (again, the exact value of the gain is unimportant).

Finally, the SHA design requires common mode feedback. Figure 8 shows capacitive common-mode feedback that has been added with a switch for reset during the sampling phase. This feedback is essentially the same technique used when the $C_{l}$ loop is closed (except, of course that it is common mode), since the capacitors feed back the common mode output to the tail current source of the OTA (see next section).

### 4.3 Operational Amplifier Design

The heart of the sample-and-hold amplifiers described in the last section is the operational amplifier. As mentioned before, the high-speed requirements of the system dictate a simple, high-bandwidth design for the OTA. While most CMOS sample-and-hold amplifiers (for use in a pipeline $A / D$ for example) use two-stage amplifiers to achieve higher gain, the InfoPad VGA design does not have this requirement. Interstage gain amplifiers in a


FIGURE 10. 2 bit -- 2 bit Pipeline Conversion Example with small gain error

pipeline $A / D$ require gain accuracy on the order of the resolution of the entire converter (in other words, each stage of an N -bit pipeline $\mathrm{A} / \mathrm{D}$ must have gain precisely controlled to one part in $2^{\mathrm{N}}$ ) [9]. However, as mentioned before in Section 4.2, the negative feedback provided by the overall control loop compensates for any error in the gain of individual stages of the AGC. Therefore, in the trade-off between gain and bandwidth, a lower-gain-but-higher-bandwidth design has been chosen. The effects of gain compression from finite OTA gain are illustrated in Figure 10 for a pipeline stage and in Figure 11 for the InfoPad AGC.

A single-stage telescopic cascode topology is the fastest known op amp topology available in CMOS technology. The use of common gate cascode transistors eliminates the Miller effect at the inputs, and the low impedance seen looking into the source of a cascode transistor means the circuit is essentially a single-pole system. While a folded cascode has the advantage of increased headroom capability, the inclusion of PMOS transistors in a folded design adversely affects the non-dominant poles.

This lower PMOS $f_{T}$ limits the bandwidth when feedback is applied. Therefore, the telescopic cascode circuit in Figure 12 has been designed for use as an operational transconductance amplifier [3]. The input transistors and cascode transistors ( $M_{\text {in }}, M_{\text {in }}, M_{\text {ncasc }+,}$, and $M_{\text {ncasc.- }}$ ) are n-type devices to maximize the bandwidth of the amplifier. The width of the input devices is determined by a settling time optimization analysis presented later in this chapter. PMOS transistors $M_{p s r c+}, M_{p s c--}, M_{p c a s c+}$, and $M_{\text {pcasc- }}$ form a pair of active current source loads in order to achieve a high output impedance and therefore a high DC gain. The size of these devices is determined primarily by the required signal swing at the output of the OTA. The devices down the middle of the diagram in Figure 12 represent a high-swing bias circuit for the two NMOS cascode transistors. $M_{3}$ and $M_{4}$ are simply a cascoded PMOS current mirror

to bias the two NMOS transistors. $M_{l}$ is forced to operate in the triode or linear range of operation by the diode connected transistor $M_{2}$. Therefore, $M_{1}$ acts as a source degeneration for $M_{2}$, and the $\mathrm{W} / \mathrm{L}$ ratio of $M_{1}$ is chosen so that the voltage drop from drain to
source will match the desired $V_{d s}$ across the two input devices. This value, $V_{d s_{-} \text {input }}$ should be as low as possible without pushing the input devices into the triode region of operation. Therefore, the final bias voltage at the gates of the NMOS cascode devices is designed so that the input transistors $M_{i n^{+}}$and $M_{i n-}$ have drain to source voltage:

$V_{d s_{-} \text {input }}=V_{d s_{-} l}=V_{d s a t}+V_{\text {margin }}$. A very aggressive margin of 150 mV has been chosen so that the available headroom for the signal to swing in the negative direction is maximized as long as $M_{2}$ is designed properly to match the $V_{g s}$ drop of the cascode transistors. Therefore, the design equations for $M_{I}$ and $M_{2}$ are:

$$
\begin{gather*}
W / L_{2}=\left(\frac{W / L_{4}}{W / L_{p s r c}}\right)\left(W / L_{n c a s c}\right)  \tag{EQ10}\\
I_{D 1}=\mu C_{o x}\left(W / L_{1}\right)\left(\left(V_{g s 1}-V_{T}\right) V_{d s 1}-\frac{1}{2} V_{d s 1}^{2}\right)
\end{gather*}
$$

(EQ 11)

Where Equation 11 can be solved for $W / L_{1}$ since $I_{D I}, V_{g s}-V_{T}$, and the desired $V_{d s I}$ are known. The bias circuitry for the PMOS current sources have been designed with the same technique, as shown in Figure 13. Figure 13 also shows the tail current source bias generated from an off-chip current source flowing into an NMOS diode. This diode serves as a reference for all currents used by the OTAs. The tail current source of the amplifier simply mirrors the current reference, and transistors $M_{5}, M_{6}, M_{7}$ and $M_{8}$ also mirror the reference current for use in generating bias for the PMOS current source loads. $M_{7}$ and $M_{8}$ help to match the current being mirrored into the PMOS current sources with the current flowing in the tail source of the OTA by matching the $V_{d s}$


FIGURE 14. NMOS vs. complementary pass transi................................................ across $M_{5}$ and $M_{6}$ to the expected $V_{d s}$ across the tail source (this is critical for matching the currents through the devices -- the extremely poor $\lambda$ of the process means $I_{d s}$ depends strongly on $V_{d s}$ ). The tail current source, formed from transistors $M_{\text {taill }}$ and $M_{\text {tail2 }}$, is split into two parts so that half of the current source can be used for common mode feedback during the evaluation phase
of operation (during the reset phase, both $M_{\text {taill }}$ and $M_{\text {tail2 }}$ are connected to the reference voltage). The use of only half the transistor in the common mode feedback loop brings down the loop gain around the loop, and helps ensure stability. It also helps protect the circuit from charge injection and ringing from turning on and off the reset switch $M_{c m f b}$.


FIGURE 15. Transistor sizing for sample and hold switches

### 4.4 Optimizations

Almost any wireless system is designed with the expectation that the received signal will be small. The loss in signal power suffered from transmission through the air usually means that the signal seen by the antenna is significantly smaller than the baseband circuitry (the A/D) can detect. Invariably, amplifiers must be inserted in the receive path of the signal in order to gain the signal up to a detectable level. At the time of this writing, a typical A/D converter might expect an input signal which had been amplified to a maximum range of about $+/-1$ volt or even larger. However, sustaining such a large signal swing, especially in a switched-capacitor circuit (e.g. the

InfoPad's VGA), requires extra power and area. Also, slewing may begin to hinder the speed of operation for the circuit, and headroom limitations in the OTA may begin to cause distortion or clipping unless a wide-output swing topology is chosen (e.g. a folded cascode). Therefore, it is clearly advantageous to apply only enough gain to the signal so that it meets the minimum power level so that the $\mathrm{A} / \mathrm{D}$ can accurately resolve it. Adding more gain than this minimum amount can help relax the accuracy requirements for the $A /$ D, but might incur all the potential headaches just outlined. Therefore, in a somewhat backwards design approach, the signal swing at the input of the $A / D$ has been chosen to just meet the minimum detectable signal given the estimated offset characteristics of the A/D (allowing, of course, for some extra margin). The entire receive path of the CDMA radio has thus been designed for a maximum signal swing of $+/-250 \mathrm{mVolts}$ (differentially, this is -0.5 volts to +0.5 volts).

Maintaining a maximum signal swing at a low level has another advantage. Typically, the pass transistors used as sampling switches for the SHAs would necessarily have to be complementary in nature because of the larger signal swing. In other words, if $v_{\text {in+ }}$ and $v_{i n}$ differ by a significant amount, then the on resistance of the two switches ( $M_{+}$and $M_{\text {. }}$ in Figure 16) may not match each other because of the different voltages biasing them ( $V_{d d}-v_{i n}$ ) -- this can disastrously decrease the input bandwidth of half the sampling path resulting in signal distortion and introducing a phase error. Therefore, by choosing an appropriate common mode bias voltage ( $v_{i c m}=1.7$ to 2.5 volts in this case), all the switches in the SHA design (see Figure 8) may be constructed out of n-type devices. Not only does the elimination of the extra PMOS transistor for each pass gate simplify clock-
ing (a complimentary pass gate requires clk and $\overline{\mathrm{clk}}$ ), but also increases the sampling bandwidth of the network by reducing parasitic capacitance at the drain and source nodes. The input bandwidth of the sampling network is determined primarily by the on resistance of the switches, and by the size of the capacitors used to sample the signal. In the case of Figure 15, the worst case input bandwidth is given by:

$$
\begin{equation*}
\tau=\left[\left(2 R_{o n 1} \| R_{o n 1}\right)+\frac{1}{2} R_{o n 2}\right]\left(C_{s}+C_{l}\right)=\left(\frac{2}{3} R_{o n 1}+\frac{1}{2} R_{o n 2}\right) 3 C_{s} \tag{EQ12}
\end{equation*}
$$

Where $R_{o n}$ is determined by:

$$
R_{o n}=\frac{1}{\left.\mu C_{o x}(W / L)\left(V_{g s}-V_{T}\right)^{19}\right)} \bar{\mu}
$$

Clearly, minimizing $C_{S}$ and maximizing $W / L$ and $\left(V_{d d}-\right.$ $V_{i c m}-V_{T}$ ) yields a faster input network. Unfortunately, the feedback factor defined in Equation 6 will decrease if $C_{I}$ is made small relative to the parasitic and output load capacitance on the OTA. Therefore, a $C_{S}=150 \mathrm{fF}$ and a $C_{I}=300 \mathrm{fF}$ have been cho-

sen. To meet the input bandwidth requirements of the system, $V_{d d}$ has been chosen for 5 volt operation, with a $V_{i c m}=2.5$ volts (although the OTA can operate at a supply voltage of 3.3 volts, and a common mode voltage of 1.7 , the pass transistors used in the switch array must be driven by a 5 volt clock in order to maintain a sizeable ( $V_{d d}-V_{i c m}-V_{T}$ ). Transistors have been sized for appropriate on-resistances, and their W/L ratios are shown in Figure 15. The resulting track bandwidth of the input network is on the order of 3 GHz ! (Which was necessary for the sampling demodulator to admit a GHz bandwidth input, but was perhaps a little generous for the following stages).

Figure 16 shows the relative sizing of the devices used to implement the OTA. All dimensions are in microns. The numbers shown in the figure represent drawn geometries, and do not include lateral diffusion $\left(L_{D}\right)$ or width shrinkage from implantation of the drain and source areas. As described in Section 2.3, the process used to fabricate the CDMA receiver chips is an asymmetric process -- all NMOS transistors undergo a mask shrink to improve maximum $f_{t}$ of the n-type devices. Therefore, the actual drawn length of each NMOS transistor has been be decreased by 0.2 microns. (e.g. the input devices are 300/0.8 microns drawn instead of 300/1.0). The design process which yields the devices shown in Figure 16 proceeds as follows:

Recall that $g_{m}=\frac{2 I_{D}}{\left(V_{g s}-V_{T}\right)}$ for an MOS transistor. Therefore, in order to achieve maximum $g_{m}$ (and therefore, maximum speed) for a constrained $I_{D}$, the current density ${ }^{1}$ of the device, $V_{g s}-V_{T}$, should be minimized without forcing the transistor into the subthreshold
region of operation. For the OTA used in the InfoPad's CDMA radio, a $V_{g s}-V_{T}=150$ mV has been chosen. Once the current density has been fixed, the drain current through the device, $I_{D}=\frac{\mu C_{o x} W}{2} \frac{W}{L}\left(V_{85}-V_{T}\right)^{2}$, becomes proportional to the transistor's $\mathrm{W} / \mathrm{L}$ ratio. Increasing the width of the input devices certainly improves the $g_{m}$ of the OTA, but unfortunately the input and output parasitic capacitances also increase -resulting in loss of feedback factor and an increased load that needs to be driven by the OTA. Equation 14 shows $\tau$ as a function of the input device sizes without taking the dependence of part of $C_{i n}$ on W/L.

$$
\begin{equation*}
\tau=\frac{C_{L}}{G_{m} f}=\frac{C_{L}\left(C_{l}+C_{S}+C_{p}+C_{i n}\right)}{C_{l}\left[\mu C_{o x}(W / L)\left(V_{g s}-V_{T}\right)\right]} \tag{EQ14}
\end{equation*}
$$

By taking the increased self-loading of a large device into account, Equation 14 becomes:

$$
\begin{equation*}
\tau=\frac{C_{L}\left(C_{l}+C_{S}+C_{p}+W L C_{o x}\right)}{C_{l}\left[\mu C_{o x}(W / L)\left(V_{8 s}-V_{T}\right)\right]} \tag{EO15}
\end{equation*}
$$

Taking the derivative of Equation 15 with respect to W , and setting the result equal to zero, results in a $\mathrm{W} / \mathrm{L}$ which corresponds to a local minimum for $\tau[10]$. The result of the optimization performed on Equation 15 for this process is the two 300/0.8 micron input devices presented in Figure 16. The desired current level in the input devices can

[^0]now be determined from the relation: $I_{D}=\frac{\mu C_{o x}}{2} \frac{W}{L}\left(V_{g s}-V_{T}\right)^{2}$. From this analysis, a total tail current of 2 mA has been chosen. The sizes of all other devices in the circuit are simply chosen to meet the headroom required from the output signal swing. Finally, the tail current source has been designed with a non-minimum channel length in order to increase its output impedance (and therefore, the CMRR).

The designs discussed in the previous sections have been used to implement a small fourstage VGA. Each stage introduces a gain of either 0 dB or 3 dB into the signal path -resulting in a net controllable gain of 0 to 12 dB in 3 dB increments. The $C_{I}$ and $C_{S}$ used are 300 and 150 fF each respectively, and the transistor sizes are as shown in Figure 15 and Figure 16. See Section 6.1 for descriptions of the actual silicon die, and see Appendix A for relevant SPICE simulation decks.

SPICE simulations of the proposed VGA design (extracted from actual layout) revealed that the sample and hold stage met the speed and accuracy requirements dictated by the system while consuming only 10 mW of power per stage. However, when two or more stages are cascaded together, a kickback noise problem was encountered. The problem stems from the large parasitic capacitance associated with the bottom (closest to substrate) plate of the integrating capacitor $C_{l}$. At the end of each evaluation phase, $C_{l}$ and its parasitic $C_{l p}$, have charge equal to $C V_{\text {out }}$ stored on them. As illustrated in Figure 7, when the next track phase arrives, $C_{l}$ is switched to the input in order to sample the next value. Unfortunately, the charge stored on $C_{l}$ and $C_{l p}$ is kicked back to the previous stage. The result is a signal dependent signal excursion at the beginning of the previous stage's set-


FIGURE 17. VGA Stage Transient Analysis Showing Reduction in Settling Time Due To Signal Dependent Kickback Noise.
tling curve. These kickback excursions severely reduced the amount of time available to the circuit to settle to its final value. A transient analysis of two cascaded stages of the VGA is shown in Figure 17. The clock rate has been slowed to 64 MHz because of the severe error introduced into the signal at full speed due to incomplete settling. See Appendix A for SPICE decks samnet.sp and samnet.spice. Simulations show the VGA stages settling to the required accuracy when being clocked at $1 / 2$ the original rate ( 64 MHz ).

## CHAPTER 5

## A to D Design

### 5.1 Introduction

One of the inherent properties of a spread spectrum system is the trade-off between bandwidth and accuracy. More specifically, a direct sequence spread spectrum (DS-SS) system such as the InfoPad radio trades off extremely high speed for reduced resolution. In other words, by dividing each transmit pulse into 64 smaller pulses (called 'chips') the radio hardware must now run 64 times faster than might previously have been required if this "spreading" had not been performed. However, by using a correlator (essentially a matched filter) on the received signal to "de-spread" it, the noise power introduced by quantizing the analog signal into a digital code is reduced by a factor of 64 (or more accurately, the signal to noise power ratio (SNR) is increased by a factor of 64). This factor is called the spreading gain of the DS-SS system, and effectively adds 3 bits of resolution to the analog to digital conversion function. In other words, if the system's signal to noise


FIGURE 1. Effect of spreading a transmit pulse


FIGURE 2. Effect of spreading on transmit power spectrum

## A to D Design

requirements dictate that quantization noise can not exceed -77 dB below the signal power, then the 12 -bit $A / D$ converter required for conventional systems only needs to have 9 bits of resolution in a spread spectrum environment (with a spreading gain of 64). Figure 1 and Figure 2 are rudimentary illustrations of the effects of spreading [11]. The spreading gain of the DS-SS matched correlator effectively adds 3 bits of resolution to the $\mathrm{A} / \mathrm{D}$ converter; unfortunately, beyond a certain number of bits of resolution, the quantization noise becomes quite negligible compared to thermal noise and interference from other transmissions (the InfoPad system multiplexes several users into the same physical cell using orthogonal codes to distinguish one user from another -- in this type of system, called Code Division Multiplexing, each user receives interfering transmissions from all the other users). At the point where thermal noise and interference begin to dominate the signal to noise ratio, increasing the resolution of the converter provides no real benefit. Simulations in the U.C. Berkeley Ptolemy system have shown that an A/D converter with 4 bits of resolution (effectively 7 bits after de-spreading) is sufficient to bring quantization noise well below the interference noise floor [5]. As far as A/D converter technology goes, 4 bits could certainly be considered a fairly low resolution converter. Unfortunately, the spreading gain of the system also results in a 64 -fold increase in sampling rate for the converter. Therefore, the rest of this chapter will detail the design of the 4-bit 128 Msamples/sec A/D converter for the InfoPad CDMA receiver with achieving low power as a key design constraint.

### 5.2 Architecture

Of all the architectures for high speed A/D converters ${ }^{1}$, the flash architecture is the fastest. An N-bit flash converter, as described in Section 3.1, performs conversion simply by placing $2^{\mathrm{N}}$ comparators in parallel and determining where, among the $2^{\mathrm{N}}$ levels, the input lies. For a resolution as small a 4 bits, a flash architecture is a feasible option for a 128 Msam$\mathrm{ple} / \mathrm{sec}$ converter. Unfortunately, the amount of hardware and power required for an N -bit flash $A / D$ increases exponentially as $2^{N}$, making a full flash design less attractive because of the extremely low-power requirements of the system. However, even with a very high speed comparator design (see Section 5.3), exploration of subranging and pipeline A/D converters revealed that the 7.8 ns cycle time was insufficient for performing the extra functions required in these architectures (see Section 3.2 and Section 3.3, for a description of subranging and pipeline converters). Furthermore, the addition of a high speed sample and hold amplifier (SHA) in between stages of a pipeline converter increases the power consumption due to the static current in the operational amplifier. In fact, the increase in power consumption added by the insertion of a SHA in a pipeline far outweighs the power saved by reducing the number of comparators from 15 to 8 for a 4 bit converter ${ }^{2}$. The conclusion that might be drawn from this analysis is that the correct architecture to choose for the A/D converter topology is a flash. Indeed, for a stand-alone 4-bit CMOS converter

[^1]

FIGURE 3. Modified 1-bit to 3-bit pseudo pipeline architecture
operating at 128 Msamples/sec, the flash design would almost certainly be the architecture of choice. However, by combining the A/D function with the AGC function, further improvements were possible. The final A/D design for the CDMA receiver pipelines one of the four bits, resulting in a 1-bit to 3-bit pipeline converter. This design is depicted in Figure 3. Since the InfoPad CDMA radio uses a discrete-time AGC immediately before the A/D converter. Each sample-and-hold amplifier in the AGC looks exactly like the interstage gain amplifier of a pipeline A/D. Therefore, the hardware to perform most of the pipelining function is already in place and could be used by the A/D at no extra cost. The AGC consists of several stages of gain, some of which must be small (for a reasonably fine gain resolution). Therefore, the interstage gain in the pipeline can be made from multiple sample-and-hold amplifiers, allowing the function of generating of a residue (input signal minus analog version of MSB output) to be pipelined itself. It was found that by placing two stages of 3dB gain in between the first comparator and the remaining 3-bit flash $A / D$, the residue generation

function could be split into two stages -- allowing enough time to generate a residue at 128 MHz.

The receive path is fully differential. Therefore, by pipelining a single bit of the $A / D$, the first stage (MSB) comparison becomes essentially a detection of the polarity of the incoming signal. Therefore, the 1 -bit MSB subtraction function in a regular pipeline can be changed to a polarity switch (just cross-connected pass gates) based on the results of the first comparator. This concept is illustrated in Figure 4, and really represents an absolute value function on the input signal. This seemingly insignificant difference between 1/ 2 range subtraction and polarity swapping has a surprising effect -- since the magnitude of the signal has been maintained, the interstage amplifiers of the pipeline can sustain the gain compression described in Section 4.2 without any detrimental effect. In other words, since the absolute value function must be performed by the AGC control block anyways, the polarity flip does not add a non-linearity into the AGC feedback loop -- allowing the negative feedback to reject any gain variation in the amplifiers.

It should be mentioned here that the topology in Figure 3 is not quite a true pipeline $\mathrm{A} /$ D. A true 1-bit to 3-bit pipeline topology would require a gain of exactly 2 after the first comparator stage. As mentioned before, the two SHAs are really two variable gain stages ( 0 or 3 dB each) in the AGC. Therefore the total interstage gain between the two comparator stages can be either 0 dB (no gain), 3 dB , or 6 dB (gain of 2) based on the RSSI (received signal strength indicator) detected by the AGC. Indeed, since a fair amount of gain droop can be tolerated in the system, the finite DC gain of the OTAs may cause the total gain to be even less than 3 or 6 dB . Fortunately, the variability of the interstage gain does not have a significant impact on the design. Since the feedback effect of the AGC control loop tries to force the signal at the output of the AGC to be of constant power, the reference ladder for the last stage of the $A / D$ is fixed. The interstage sample and hold amplifiers between the two stages may be set to provide no gain at times. When this situation exists, offset requirements of the first stage comparator are identical to those of the last stage. However, when 6 dB of gain exists between the two stages, the signal (and therefore, the allowable offset) at the first stage is half that seen in the last stage. As with a traditional pipeline, overranging comparators and digital correction could be implemented to fix any error made by excessive offset in the first stage. However, as will be described shortly in Section 5.3, the design of the single sign-bit comparator has a smaller offset characteristic than those of the other comparators. Thus, even when the signal swing at the input to the first stage of the pipeline is $1 / 2$ of full range, the converter performs without incorrect codes even without the benefit of digital correction.

### 5.3 Comparator Design

The heart of any analog to digital conversion circuit is the comparator. The comparator performs the quantization function of the $A / D$ by making a decision about the input signal relative to some fixed reference. The most basic of converters, the flash $A / D$, simply compares the input to each of the $2^{\mathrm{N}}$ possible discrete values between the maximum allowed input and zero. Each of the comparators decides if the input is larger or smaller than one of the reference levels, resulting in a code of ' 1 's and ' 0 's which can be decoded into a digital word representing the input's magnitude. In this situation, the factor which fundamentally limits the resolution of the $\mathrm{A} / \mathrm{D}$ converter is the minimum resolvable signal that the comparator can correctly make a decision upon. This key parameter is determined by several different characteristics of the comparator design, including speed of regeneration, overload recovery, and random offset. The primary difficulty in achieving high accuracy in a comparator is the inherent random offset associated with any differential structure. A differential pair, as shown in Figure 5 ideally has a differential output of zero only when the inputs are exactly equal. However, since the devices and parasitics on each side of the layout can not match each other exactly, this is never the case. The input offset voltage, $V_{o s}$, is the input voltage that compensates for these non-idealities, and brings the outputs to zero. $V_{o s}$ is dependent on process variations, temperature gradients, and geometry mismatches of the design. For the simple MOS diff pair in Figure 5, $V_{o s}$ is given by [12]:

figure 5. Basic Diff Pair

$$
\begin{equation*}
V_{o s}=\frac{\Delta V_{T}}{V_{T}}+\frac{\left(V_{g s}-V_{T}\right)}{2}\left[\frac{\Delta(W / L)}{W / L}+\frac{\Delta L o a d}{L o a d}\right] \tag{EQ16}
\end{equation*}
$$

An error in the comparator decision can be made if $I V_{\text {in }}-V_{r e f}$ is less than or equal to $V_{\text {os }}$. As always, a trade-off exists between speed and accuracy. Therefore, the high speed throughput required of the A/D converters in the CDMA radio prohibits the use of most techniques for combating the offset problem (e.g. offset cancellation, large preamplification). However, a comparator topology has been proposed which achieves a very good combination of speed and accuracy and is shown in Figure 6 [13].

The comparator, as shown in Figure 6, has a single-ended input and therefore needs to be modified for the InfoPad's differential system. This could be accomplished through the use of a capacitive input sampling network included immediately preceding the


FIGURE 6. High speed, low offiset comparator (after [13])
comparator, such as the one shown in Figure 7. Much like the sample and hold amplifiers described in Section 4.2, the network captures a sample of charge proportional to $v_{\text {in }}$ $v_{i c m}$ on the sampling capacitors during $\phi_{2}$. When $\phi_{1}$ closes, one side of $C_{S+}$ is shorted to $v_{r e f+}$, forcing the other side of the capacitor to $v_{i n+}-v_{i c m}-v_{r e f+}$. Similarly, the other side of the circuit generates $v_{i n-}-v_{i c m}-v_{\text {ref. }}$. Since $v_{i c m}$ is a common mode voltage, the diff pair generates a differential output current proportional to $\left(v_{\text {in }+}-v_{\text {in- }}\right)-\left(v_{\text {reft }}-v_{\text {ref. }}\right)$. Therefore, the inclusion of this additional circuit has a two-fold purpose. Not only does it provide an efficient differential-to-single ended conversion for the comparator, but it also performs a rudimentary sample-and-hold operation which might be useful if the A/D is not preceded by an active sample-and-hold circuit.The extra sampling operation provided by the ISN of Figure 7 is


FIGURE 7. Input sampling network (ISN) certainly not needed in the CDMA radio, since the input signal has already been sampled and held. Furthermore, a network which depends on large, very precisely matched capacitors becomes very unattractive in a standard digital CMOS process. Not only does the addition of large capacitors severely affect the input bandwidth of the $A / D$, it also becomes very costly in terms of area when the process used does not support a second layer of polysilicon (see Section 2.3). As mentioned before in Section 4.2, precision capacitors for the CDMA radio have been created using the dielectric between the first-tosecond and/or second-to-third metal layers. These capacitors consume so much area, and

## A to D Design

incur so much parasitic that the prospect of creating $2 * 2{ }^{N}$ such capacitors for an $N$-bit flash converter becomes extremely unattractive. Therefore, a modification of the original comparator has resulted in a design which is capable of accepting a fully differential input, and comparing it to a differential reference without the benefit of an input sampling network. The proposed comparator topology is shown in Figure 11. The original PMOS differential pair input has been replaced with a modified double-differential pair topology shown in Figure 8. The output of the circuit are given by the difference between the two currents $I_{\text {out_ } r}$ and $I_{\text {out_ }}$ :

$$
\begin{equation*}
I_{\text {out }}=\left(\frac{-g_{m}}{2}\right)\left(\left(v_{\mathrm{in}-}-v_{\mathrm{ref}-}\right)+\left(v_{\mathrm{ref}+}-v_{\mathrm{in}+}\right)\right)-\left(\frac{-g_{m}}{2}\right)\left(\left(v_{\mathrm{ref}-}-v_{\mathrm{in} .}\right)+\left(v_{\mathrm{in}+}-v_{\mathrm{ref}+}\right)\right) \tag{EQ17}
\end{equation*}
$$

Therefore, if the bias currents match exactly, the output current is proportional to ( $v_{\text {in+ }}$ $\left.-v_{\text {in. }}\right)-\left(v_{r e f+}-v_{r e f .}\right)$, which is exactly the output generated with the input sampling


FIGURE 8. Modified doublydifferential input stage
network. Notice that this topology does not use the differential pairs in the traditional manner. $v_{\text {in }+}$ is not being compared directly with $v_{i n-}$. A more standard topology is shown in Figure 9. The differential output current is identical to the output of the modified circuit given in Equation 17, but there is a significant difference between the two. Suppose a full range input signal is being compared to
the maximum reference (i.e. $v_{\text {in }+}-v_{\text {in }}$ is at its maximum value, as is $v_{\text {ref }+}-v_{\text {ref. }}$ ). In order for the differential pairs to stay in the linear range of operation ( $\mathrm{i}_{\text {out }}$ proportional to differential input voltage), the $V_{g s}-V_{T}$ bias for the input devices must be larger than onehalf the differential input (see Figure 10). In other words, if the devices in the diff pair were biased with a $V_{g s}-V_{T}=200 \mathrm{mV}$, and 500 mV were to be applied across the input


FIGURE 9. Standard doubledifferential pair stage
terminals, then one side of the diff pair would be completely shut off, while the other would carry the entire current from the tail source. Unfortunately, when trading off bandwidth for power, $V_{g s}-V_{T}$ should be kept as small as possible (without forcing the devices into subthreshold operation) to achieve the highest bandwidth for the smallest power (since $g_{m}=\frac{2 I_{D}}{\left(V_{g s}-V_{T}\right)}$, this is really a matter of maximizing $g_{m}$ for a given current level). Therefore, making the $V_{g s}-V_{T}$ bias as large as the


FIGURE 10. Diff pair transfer characteristic $\left(I_{\text {out }}=A^{*} \tanh \left(\mathbf{v}_{\text {ln }}\right)\right.$ ) full scale input voltage swing adversely affects either the speed or the power consumption of the circuit. (a large $V_{g s}-V_{T}$ also reduces the available headroom on the input stage.) The proposed design in Figure 8 however, does not have this problem. Since $v_{i n+}$ is paired with $v_{r e f t}$, and $v_{i n-}$ is paired with $v_{\text {ref- }}$,
both differential pairs will be well within their linear range of operation even when both the input and the reference are near their maximum values. While it is true that the diff pair will become unbalanced when the input differs greatly from the reference voltage, this is of little importance because a comparator is only interested in the signal when it is near the crossing point with the reference.

The final comparator topology is shown in Figure 11. The input stage, which has just been described, performs a conversion from a doubly-differential voltage to a single differential current. PMOS cascode transistors have been added to the input stage to both improve the output impedance, as well as to eliminate the Miller effect at the input. The cascode devices also help to improve the regeneration speed of the comparator since the parasitic capacitance on the drains of the cascodes can be reduced by


FIGURE 11. Final high-speed differential comparator
undersizing the devices (the input devices must necessarily be larger to achieve a higher $g_{m}$ ). Therefore, the input stage can be regarded as a single-pole voltage-to-current converter with a good high output impedance. Keeping this in mind, the operation of the rest of the circuit can now be analyzed. The comparator requires two clock phases which are shown in Figure 12. The two phases must be non-overlapping, a fact which is common for


FIGURE 12. Comparator clock phases
many A/D converters, but is especially important for the operation of this particular topology (as will be explained shortly).

The first phase of operation can be called the reset phase and is illustrated


FIGURE 13. Comparator during reset phase of operation $\left(\phi_{1}=0, \phi_{2}=\mathbf{V}_{d d}\right)$

## A to D Design

in Figure 13. The output nodes, which go to the $S-R$ latch, are reset to $V_{d d}$. During this time, the S-R latch maintains its last value. Nodes 1 and 2 are shorted together by an NMOS switch with on resistance $R_{\text {on }}$, providing a good overload recovery for circuit ${ }^{1}$. Although $M_{J}$ and $M_{2}$ are connected in a positive feedback loop, the loop gain is forced to be $<1$ by the reset switch -- making the two transistors look diode connected. However, the input stage is acting as a differential current source, forcing current down $M_{I}$ and $M_{2}$. The differential current flowing down the two devices will create a differential voltage at the two drain nodes (in other words, each device acts as a $1 / \mathrm{g}_{\mathrm{m}}$ impedance load). Therefore, the voltage shown as $v_{\text {init }}$ in the figure is proportional to the comparator's input voltage by the $g_{\mathrm{m}}$ ratio of the input devices to the NMOS latch devices ( $M_{1}$ and $M_{2}$ ). Therefore, the function of the reset phase is to provide a good recovery from the previous sample and to set up an initial voltage proportional to the input (but smaller) as the starting point for regeneration of the NMOS latch. At the end of the reset phase, clock $\phi_{2}$ goes to zero. After the falling edge of $\phi_{2}$, there is a brief period of time during which both $\phi_{2}$ and $\phi_{1}$ are low. This 'non-overlap' period is typically regarded simply as a separator between phases of operation which guarantees that one phase will not interfere with the operation of another. However, at such a high frequency of operation, the brief non-overlap period represents a significant percentage of the clock period, and really can not be sacrificed as an idle period. The state of the proposed comparator during the period when both clocks are low is shown in

1. Overload Recovery refers to a comparator's ability to recover from evaluating a sample and then correctly evaluate a subsequent value.


FIGURE 14. Comparator during reset phase of operation ( $\phi_{1}=0, \phi_{2}=0$ )
Figure 14. The reset switch across nodes 1 and 2 has been opened. Therefore, the differential current being provided by the input stage no longer sees two diode-connected loads. In fact, if the voltage $v_{\text {init }}$ is small then $M_{1}$ and $M_{2}$ are biased at about the same level so that they act as a pair of NMOS active loads. If the initial voltage, $v_{\text {init }}$, is larger than a few tens of millivolts, then the positive feedback of the latch will force the two nodes to split apart further towards either supply. However, if $v_{\text {init }}$ is small (corresponding to an input voltage very close to the reference voltage) then the currents flowing from the input stage will see the output impedance, $\mathrm{r}_{0}$, of $M_{1}$ and $M_{2}$. Therefore, the voltage gain of the circuit changes from $A_{v 1}=-\left(\frac{g_{\text {minpu }}}{g_{m_{-}, 2}}\right)$ to $A_{v 2}=-\left(g_{m_{-} \text {input }} r_{o-1,2}\right)$. While the first term, $g_{m_{-} \text {input }} / g_{m_{-} 1,2, \text { is }}$ actually less than one, the second term represents an amplification of the signal. The voltage across nodes $\mathbf{1}$ and $\mathbf{2}$ will begin to approach $v_{i n} * A_{v 2}$ until either the non-overlap

## A to D Design

period ends (and the evaluation phase begins), or the voltage between the two nodes becomes large enough for the positive feedback of the latch to begin to regenerate it. It is not uncommon for comparator topologies to include a pre-amplifier (in the form of a differential pair) immediately before a latch because the preamp reduces the input referred offset of the latch by its gain. (A latch has a fairly bad offset characteristic because the positive feedback regeneration grows exponentially with time. Therefore, a small signal will start out with a slow rate of change.) The proposed topology folds the preamp and the latch together by using the gain achieved during the non-overlap period to reduce the input referred offset of the latch once the evaluation period begins. The evaluation phase of operation begins when $\phi_{1}$ rises (see Figure 12). The two PMOS switches which shorted the output nodes to the supply are opened, and the


FIgURE 15. Comparator at beginning of evaluation phase of operation ( $\phi_{1}=V_{d d}, \phi_{2}=0$ )
two NMOS switches connecting the PMOS latch to the NMOS latch are closed. The resulting circuit is simply two inverters connected in positive feedback (a full latch) which regenerates the signal to near-digital levels. The S-R latch has been added to both bring the final output to a full digi-
tal swing, as well as to hold the comparator's last output value during the reset phase. The final combination of doubly-differential input stage, high-impedance cascode, non-overlap period preamplification, and S-R latch results in a comparator with low offset, good overload recovery, very little kickback noise, low power, and high speed [13].

### 5.4 A to D Optimizations

Section 5.3 explains the advantage achieved from using the modified input stage shown in Figure 8 over the standard double-differential stage of Figure 9. The limited linear range of the differential pair limits the ability of the circuit in Figure 9 to compare a large input to a large reference voltage. The improved design in Figure 8 avoids this limitation because it places the comparator switching point exactly in the middle of the diff pair's linear range. However, if the common mode voltage of the input is different from the common mode voltage of the reference, then the switching point no longer falls exactly in the


FIGURE 16. Effect of common mode shift on output of modified input stage
middle of the diff pair transfer function. This concept is illustrated in Figure 16. The differential output current is given by the sum of the two currents given by the curves shown

## A to D Design

in the figure. However, if the common mode voltage, $V_{c m}$, shifts the comparison point outside the linear region of the circuit, as shown by the light grey arrows in Figure 16, then the differential output near the switching point will be zero, regardless of the input's value. In other words, the modified topology of Figure 8 works well even for large signal swings, but begins to fail if the common mode difference between input and reference varies significantly from zero. Therefore, the $\mathrm{V}_{\mathrm{gs}}-\mathrm{V}_{\mathrm{t}}$ bias of the input devices must be chosen so that the circuit will remain linear during the largest expected common mode excursion. Unfortunately, the input offset voltage of an MOS differential pair is given by:

$$
\begin{equation*}
V_{o s}=\Delta V_{1}+\left(\frac{V_{g s}-V_{t}}{2}\right)\left[\frac{\Delta(W / L)}{W / L}+\frac{\Delta L o a d}{\text { Load }}\right] \tag{EQ18}
\end{equation*}
$$

Clearly, the offset due to geometry mismatch in the devices increases with $\mathrm{V}_{\mathrm{gs}}-\mathrm{V}_{\mathrm{t}}$. Furthermore, the $g_{\mathrm{m}}$ of the input stage is $\frac{2 I_{D}}{V_{8 s}-V_{t}}$. Not only can the $\mathrm{g}_{\mathrm{m}}$ for a given current can be maximized by reducing $\mathrm{V}_{\mathrm{gs}}-\mathrm{V}_{\mathrm{t}}$, but the offset can be reduced in this manner as well. Therefore, the bias on the input devices must be carefully designed in order to have a minimal $\mathrm{V}_{\mathrm{gs}}-\mathrm{V}_{\mathrm{t}}$, while still ensuring some robustness against common mode excursions. To this end, an input $\mathrm{V}_{\mathrm{gs}}-\mathrm{V}_{\mathrm{t}}=200 \mathrm{mV}$ has been chosen. In order to meet the stringent power budget allocated for the A/D, a total tail current of $40 \mu \mathrm{Amps}$ was allowed ( $10 \mu \mathrm{~A}$ flowing though each input transistor). Using the drain current equation for an MOS transistor, $I_{D}=\frac{\mu C_{o x} W}{2} \frac{W}{L}\left(V_{g s}-V_{T}\right)^{2}$, the W/L sizing for the input devices can be determined. The choice of $8 \mu \mathrm{~m} / 1 \mu \mathrm{~m}$ geometry input PMOSes leads to


FIGURE 17. Device sizes for comparator
an estimated worst case input offset of $25-30 \mathrm{mV}$ for the comparator, which is just below half of an $\operatorname{LSB}\left(\frac{\Delta(W / L)}{W / L} \cong 0.05, \Delta V_{1} \cong 10 m V\right)$. Once the input device dimensions are determined, the cascode transistors can not be far behind, lest the nondominant pole at the source of the cascode device become significant. Therefore, the two cascode transistors have been designed to be half the size of the input devices in order to reduce the capacitance contributed to the NMOS latch. The sizes of the various transistors used in the comparator are shown in Figure 17. The NMOS latch transistors should be made as large as possible in order to achieve a faster regeneration speed by increasing current drive. However, the parasitic capacitance at the two nodes 1 and 2 is partially determined by the

## A to D Design

width of transistors $M_{N}$. Therefore, an optimum transistor width can be found from the time constant equation:

$$
\begin{equation*}
\tau=\frac{C_{1 \text { itoral }}}{g_{m N}}=\frac{C_{\text {parasitic }}+\alpha W_{N}}{\sqrt{2 I_{N} \mu C_{o x}\left(W_{N} / L\right)}} \tag{EQ19}
\end{equation*}
$$

Where $\alpha$ is the capacitance per unit width contributed to node 1 (or node 2 ) by the two $M_{N}$ transistors. Optimization of Equation 19 yields:

$$
\begin{equation*}
W_{N}=\frac{C_{\text {parasitic }}}{\alpha}=16.5 \mu \mathrm{~m} \tag{EQ20}
\end{equation*}
$$

As described in Section 5.3, the initial voltage from which regeneration will start is determined by:

$$
\begin{equation*}
v_{i n i t}=-\left(\frac{g_{\min }}{g_{m N}-\left(2 / R_{\text {onrsi }}\right)}\right)\left(v_{i n}-v_{\text {ref }}\right) \tag{EQ21}
\end{equation*}
$$

Therefore, the $R_{\text {on }}$ of the NMOS reset transistor must be made large enough to ensure a sizeable initial signal voltage, but small enough to provide a good overload recovery during the reset phase. Since the primary purpose of the reset switch is to drop the positive loop gain of the latch below one, the design equation becomes:

$$
\begin{equation*}
\left(-g_{m N} R_{o n R s t}\right)\left(-g_{m N} R_{o n R s t}\right)<1 \tag{EQ22}
\end{equation*}
$$

Equation 22 evaluates the loop gain around the latch. By taking the square root of both sides, and substituting for $g_{m}$ and $R_{o n}$, the relative sizing of transistors $M_{N}$ and $M_{r s t}$ can be determined.

$$
\begin{gather*}
\left(\sqrt{2 \mu C_{o x} I_{N}(W / L)_{N}}\right)\left(\frac{1}{\mu C_{o x}\left(V_{g s}-V_{t}\right)_{r s t}(W / L)_{r s t}}\right)<1  \tag{EQ23}\\
(W / L)_{r s t}>\frac{\sqrt{2 \mu C_{o x} I_{N}}}{\mu C_{o x}\left(V_{g s}-V_{t}\right)_{r s t}} \sqrt{(W / L)_{N}} \tag{EQ24}
\end{gather*}
$$

For the one micron process used in the fabrication of the CDMA receiver chips, Equation 24 becomes:

$$
\begin{equation*}
(W / L)_{r s t}>\left(\frac{1}{6}\right) \sqrt{(W / L)_{N}} \cong \frac{2}{3} \tag{EQ25}
\end{equation*}
$$

A W/ $L_{\text {TSt }}=4 / 1.3$ microns was chosen for the reset switch, but probably could have been more optimally designed as a smaller (i.e. lower W/L ratio) device.

Device sizes for the other transistors in the circuit have less impact on the comparator's performance. NMOS transistors $M_{\text {pass }}$ were sized to minimize the parasitic capacitance they would add to the n-latch. The PMOS latch devices, $M_{\mathcal{P}}$ were sized to match the current drive of the NMOS latch transistors as is done in any digital design (note that once the evaluate phase arrives, the $n$-latch combines with the $p$-latch to effectively make two cross-coupled digital inverters -- a standard digital latch).

It should be mentioned here that the sign bit comparator performs a comparison against a zero-valued reference voltage. In other words, this one comparator does not need four inputs, since it only determines if $v_{i n+}$ is $\gg v_{i n-}$. The device geometries for this comparator all remain the same as for the comparator just described in this section, but the lack of the two extra inputs gives this comparator a better offset characteristic! In fact, it is the

## A to D Design

increased resolution of this design which allows it to be used in the 1-bit to 3-bit pipeline. Since the two interstage SHAs between the sign bit comparator and the 3-bit flash A/D represent a potential gain of 6 dB , the sign bit comparator must have more accuracy (a smaller offset) in order to resolve a smaller signal (unless digital correction were to be implemented in the pipeline by adding comparators to the flash converter in order to detect an error due to offset. -- fortunately, this was not necessary).

The 1-bit to 3-bit pipeline converter has been implemented in the 1 micron CMOS technology described in Section 2.3. Two stages of the four-stage VGA described in Chapter 4 have been merged into the $A / D$ as the interstage gain amplifier for the pipeline. The device sizes used are as shown in Figure 17. See Section 6.1 for descriptions of the actual silicon die, and see Appendix A for relevant SPICE simulation decks.

SPICE simulations of the proposed comparator design (extracted from actual layout) showed the comparator performing at the speed and accuracy requirements for which it was designed. Figure 18 shows a transient output from a comparator simulation. The corresponding spice decks, casc_sr.sp and casc_sr.spice, can be found in Appendix A. The top panel of Figure 18 shows the input samples to the comparator. The horizontal line across the panel corresponds to the reference voltage. The second panel shows the digital output of the SR latch switching every time the input crosses the reference voltage. The bottom panel shows the two non-overlapping 128 MHz clocks used to control the comparator. Simulation of the entire A/D converter, although too cumbersome to include here, was consistent with the simulation of each individual comparator.


## $\overline{\text { CHAPTER } 6}$

## Results

### 6.1 Design Prototype

Two chips have been fabricated in the standard digital CMOS process described in Section 2.3. The first chip, affectionately dubbed "minisporf", consists of the proposed 3bit flash A/D structure. A diagram of the flash converter layout is shown in Figure 1, and a close-up diagram of one of the comparators is shown in Figure 2. It is important that the


FIGURE 1. 3-Bit Analog to Digital Converter Layout

## Results

comparator layout be as symmetric as possible in order to prevent an increase in $V_{o s}$ due to geometry mismatch. Substrate and well contacts can be seen surrounding the circuits in the bottom half of the figure, forming rectangular guard rings to collect as much substrate noise current as possible. The signal flows from the bottom of Figure 2 to the top where the SR latch can bee seen (sandwiched between two bypass capacitors). It is also worth noting that the clock distribution is horizontal across the circuit (and not directly above any transistors) so that inductive and capacitive coupling between the clock and the signal path (which flows vertically through Figure 2 ) is minimized.

A diagram of the 3-bit A/D test chip (which includes a sample and hold circuit) is shown in Figure 3. Large on-chip bypass capacitors (created using the gate oxide of MOS transistors) can be

seen distributed throughout the die. The signal enters the chip from the left-hand side of Figure 3 and the digital outputs exit the chip on the right of the figure. All pads on the right-hand side of Figure 3 are reserved for digital signals (including digital supply and clocks) and the analog and digital supply and ground connections are completely


FIGURE 3. Prototype 3-Bit Flash A/D Chip Layout. (Preceeded by Sample and Hold Circuit)
separated on the chip (except for the fact that the grounds must be connected through the substrate of the die).

A high speed test board has been constructed to test the minisporf chip. Unfortunately, an error in the layout of the resistive ladder bias resulted in a small nonlinearity. Furthermore,
large digital switching noise (created by the output pads when driving the test equipment) was observed to couple into the analog signal path. Often, switching noise caused excursions larger than the amplitude of the signal itself. Large switching currents such as these would not be present in an integrated chip which does not need to drive the input load of test equipment. Fortunately the common mode rejection of the converter design rejects digital coupling noise to first order. The linearity of the converter was found to be:

TABLE 3. Linearity of 3 Bit Flash A/D

| Uncorrected INL | 0.967 LSB | Corrected INL | 0.642 LSB |
| :--- | :--- | :--- | :--- |
| Uncorrected DNL | 0.903 LSB | Corrected DNL | 0.403 LSB |

Where the "corrected" linearity numbers have the distortion from the resistive ladder error mathematically removed. Figure 4 shows the sharp increase in INL and DNL due to the error in the very middle of the resistive ladder (the center segment was acciden-

tally created two times larger than needed -- note that Figure 4 actually corresponds to the full 4 bit A/D which is described below. See Table 4 for the corrected values). Speed tests have shown that the $\mathrm{A} / \mathrm{D}$ functions up to a 150 MHz clock rate (the goal of the design was 128 MHz ). Beyond 150 MHz , the converter does not have sufficient time to evaluate a sig-


FIGURE 5. Final Chip Including Entire Analog Receive Chain
nal and convert it to a full digital level. Total power consumption from the analog circuitry is 2.2 mW . Digital power consumption for the converter could not be determined because the vast majority of digital power consumption on the test chip is created by the buffers driving the outputs off chip (These drivers should not be included in a power calculation because they would not exist in an integrated implementation).

The second chip includes the 3-bit flash A/D converter, but it also implements the 1-bit to 3-bit pipeline described in Section 5.2 and the VGA described in Section 4.2. The AGC control loop has not been designed at this time. A diagram of the layout of this chip, affectionately named "sporf" for "Sam and Poe's Outrageous R.E. Chip", is shown in Figure 5. Excluding the LNA, the top half and the bottom half of the core are symmetric copies of one another. Each half represents either the I channel or the $\mathbf{Q}$ channel of the receiver (designed for DQPSK modulation). The signal flows from left to right across Figure 5, and the pad ring to the right of the chip has been broken to separate analog and digital supplies.

Another high-speed test board has been designed for use in testing this integrated ana$\log$ receiver chip. (The chip includes a front-end LNA, although the LNA is not part of this author's work.) The receiver chain was tested without the LNA. Linearity remained approximately the same, but the maximum clock frequency of the AGC was significantly lower than the top speed of the flash A/D converter. The maximum clock

TABLE 4. Linearity of Full 4-bit A/D Converter and AGC Chain

| Uncorrected INL | 1.009 LSB | Corrected INL | 0.684 LSB |
| :--- | :--- | :--- | :--- |
| Uncorrected DNL | 0.990 LSB | Corrected DNL | 0.490 LSB |

frequency at which an input sine wave was recovered at the output was determined to be 90 MHz . Beyond 90 MHz , loss of settling time due to the signal dependent kickback noise described in Section 4.4 causes the sample and hold amplifiers to fail. The first sample and hold stage was able to successfully subsample a maximum input frequency of 800 MHz (although this number is really limited by package parasitics). Figure 6 shows an FFT of an input sine wave being sampled and quantized by the prototype chip. The 100 kHz input

sine wave is subsampled at 16 MHz (due to an output decimation by 4 , the chip is actually clocking at 64 MHz ) and then converted to 4 digital bits. By integrating the distortion harmonics (two of which are shown in Figure 6) the SNDR of the entire receiver chain has been calculated to be 22 dB (or approximately three and a half effective bits).
tABLE 5. Summary of Measured Results

| Parameter | Value | Parameter | Value |
| :--- | :--- | :--- | :--- |
| Uncorrected INL | 1.009 LSB | Corrected INL | 0.684 LSB |
| Uncorrected DNL | 0.990 LSB | Corrected DNL | 0.490 LSB |
| Maximum Sampling Rate | 90 MHz | Maximum A/D Conversion <br> Rate | 150 MHz |
| Total Measured Analog <br> Power Consumption | 70.9 mW | A/D Power Consumption <br> (for two converters on chip) | 4.4 mW |
| Per Stage Sample \& Hold <br> Power Consumption | 8.3 mW | Digital Power Consump- <br> tion (64 MHz clock rate) | 101 mW |
| Peak SNDR | 22 dB | Total Static Power Con- <br> sumption (incl. test board) | 102.2 mW |

Table 5 shows a summary of the parameters measured from the prototype chip. Note that the digital power figure really reflects power consumed driving board parasitics, and is therefore not a valuable figure of merit. (The final integrated receiver will not need to drive off-chip loads.)

## CHAPTER 7

## Conclusion

A variable-gain amplifier and an analog-to-digital converter have been designed and implemented in a standard digital one-micron CMOS process for the U.C. Berkeley InfoPad. In an effort to develop a next-generation wireless radio link capable of supporting video data rates to multiple users in an indoor picocellular environment, a direct-sequence spread-spectrum scheme has been adopted. By capitalizing on the signal-to-noise gain provided by the spreading and despreading process, the accuracy requirements of the $A / D$ have been relaxed to 4 bits. In order to meet the dynamic range requirements of the system without increasing both the resolution of the A/D and the wordlength in the digital processing unit, the variable-gain amplifier has been designed for use in an AGC loop. Since the VGA follows a subsampling mixer in the receiver, it has been designed using a cascade of discrete-time sample-and-hold amplifier stages. Furthermore, by merging part of the A/D function with the VGA, a 1-bit to 3-bit pipeline architecture was chosen for the $\mathrm{A} /$ D converter -- resuting in significant power-savings. Low-power and high-speed were the two main design goals. Measurements of the design prototype showed the design functioning up to a 90 MHz maximum clock rate, a 800 MHz maximum input bandwidth (subsampled down to a 64 MHz clock rate), and 71 mW of static power consumption.

## Conclusion

## References

S. Sheng, R. Allmon, L. Lynn, I. O'Donnell, K. Stone, R. Brodersen, "A Monolithic CMOS Radio System for Wideband CDMA Communications", Proceedings to Wireless "94 Conference, Calgary, Canada, June 1994.
[2] S. Sheng, Wideband Digital Portable Communications: A System Design, M.S. Thesis, Memorandum No. UCB/ERL M91/108, December 3, 1991.
[3] S. Sheng, Wideband Digital Portable Communications, Ph.D. Thesis, U.C. Berkeley, to be published in 1995.
[4] K. Stone, Low Power Spread Spectrum Demodulator for Wideband Wireless Communications, M.S. Thesis, U.C. Berkeley, 1995.
[5] C. Teuscher, Software Simulation for the Infopad Downlink, M.S. Thesis, U.C. Berkeley, December 1994.
[6] A. Behzad, The Implementation of A High Speed Experimental Transceiver Module with an Emphasis on CDMA Applications, M.S. Thesis, U.C. Berkeley, 1995.
[7] S. Sheng, A. P. Chandrakasan, R. W. Brodersen, "A Portable Multimedia Terminal", IEEE Communications Magazine, pp. 64-75, December 1992.
[8] S. Lewis, "A 10-b 20-Msample/s Analog-to-Digital Converter," IEEE Journal of Solid-State Circuits, Vol.27, No.3, pp.351-357, Mar. 1992.
[9] T. Cho, Low-Power, Low-Voltage Analog-to-Digital Conversion Techniques Using Pipelined Architectures, Ph.D. Thesis, U.C. Berkeley, April. 1995.
[10] C. Conroy, A High-Speed Parallel Pipeline AID Converter Technique in CMOS, Ph.D. Thesis, U.C. Berkeley, Feb. 1994.
[11] J. Proakis, Digital Communications, USA: McGraw-Hill, 1989.
[12] P.R. Gray, R.G. Meyer, Analysis and Design of Analog Integrated Circuits, 3rd ed., USA: John Wiley \& Sons Inc., 1993.
[13] G. Yin, F. Op't Eynde, W. Sansen, "A High-Speed CMOS Comparator with 8-b resolution," IEEE Journal of Solid-State Circuits, Vol. 27, No. 2, pp. 208-211, Feb. 1992.

## Appendix A

<This Page Intentionally Left Blank>

## samnet.sp


 ztenə SandH

.include /users/ssheng/rf/mosis/08hp/10model. 139
$v(v o 2+, v o 2-)$ (vad) from 12 ns to 48 ns


** clocks vphil phil OTAGHD pulse $(05.08 \mathrm{~ns} .6 \mathrm{~ns} .6 \mathrm{~ns} 6.5 \mathrm{~ns} 1 \mathrm{nns})$ $\begin{array}{llllllll}\text { vphisamp1 phisampl OTAGHD pulse } & 10 & 5.0 & 8.7 \mathrm{~ns} & .6 \mathrm{~ns} & .6 \mathrm{~ns} & 6.5 \mathrm{~ns} & 16 \mathrm{~ns}) \\ \text { vphievall phievall OTAGND pulse ( } 0 & 5.0 & 9.2 \mathrm{~ns} & .6 \mathrm{~ns} & .6 \mathrm{~ns} & 6.5 \mathrm{~ns} & 16 \mathrm{~ns} \text { ) }\end{array}$ (sugt sus.g sug. sug. suo $0^{\circ} \mathrm{s} 0$ ) asind ansvilo z!̣d zịd phisamp2 phisamp2 CTAGND pulse $10 \begin{array}{lllllll}0.0 & 0.7 \mathrm{~ns} & .6 \mathrm{~ns} & .6 \mathrm{~ns} & 6.5 \mathrm{~ns} & 16 \mathrm{~ns})\end{array}$
 vphisamp1 phisamp1 OTAGND pulse ( 05.0 nss .6ns . 5 ns 3.2 ns 8 ns ) vphievall phievall OTAGND pulse 105.04 ns .6 ns .6 ns 3.7 ns 8 ns$)$
 - suo 0.5 O) asind anפVlo ztenatyd ZIenatudn,
** input vAGC_ctrl AGC_ctrl OTAGND dc 5

## *Vicm vicm 0 dc 1.7 *Vcmo vcmoref 0 dc 1.7 Vicm vicm 0 dc 2.5 Vcmo vcmoref 0 dc 2.5

*Iref tallrefpl tallref *mtailrefn tallrefn tallrefn OTAGND OTAGND nmos $30 \mathrm{~W}=65 \mathrm{u} \mathrm{L}=1.5 \mathrm{u}$ *vpshrt1 tallrefp OTAPSRCBIAS dc 0
*vpshrt2 tallrefp1 OTAPSRCCASCBIAS dc
Iref otavdd otatallgate dc 0.32 mA

'vdioshift otapsrcbias otapsrcshift dc 1.5
mdiodeshift otapsrcshift otapsrcshift otapsrcbias otavdd pmos $w=' r e f p W / 2, \quad 1=1.0 \mathrm{u}$
mpsrcref otapsrcbias otapsrcbias otavdd otavdd pmos $W=$ 'refpW' $1=1.0 \mathrm{u}$
 mcascbias otapsrccascbias otapsrccascbias pdiosrc otavdd pmos $w=400 \mathrm{u} 1=1 \mathrm{u}$ mcasctriodeblas pdiosre otapsrccascbias otavdd otavdd pmos $w=50 \mathrm{u} \quad 1=1 \mathrm{u}$
ctallbypass otatallgate otagnd 20 pF

## samnet.spice

| $+\mathrm{PS}=13.0 \mathrm{U}$ <br> H3 vit_1 phieval2 vicm GND! $\mathrm{HHOS} \mathrm{W}=15.0 \mathrm{U} \mathrm{L}=1.0 \mathrm{U}$ AD=37.5P PD=17.5U AS=27.3P $+\mathrm{PS}=8.5 \mathrm{U}$ <br> H4 OTAVIHt phil vicm GHD ! IMOS $\mathrm{W}=14.0 \mathrm{C}=1.0 \mathrm{U}$ AD=21.0P $\mathrm{PD}=3.0 \mathrm{U}$ AS $=25.5 \mathrm{P}$ + PS $=8.0 \mathrm{U}$ <br> MS 10 phisamp1 OTAVIH+ GND! NHOS $W=14.0 U \mathrm{~L}=1.0 \mathrm{U} \quad \mathrm{AD}=35.0 \mathrm{P} \quad \mathrm{PD}=17.6 \mathrm{U} \quad \mathrm{AS}=21.0 \mathrm{P}$ $+\mathrm{PS}=3.0 \mathrm{U}$ <br> H6 vi+_ctrl AGC+_ctrl 10 GND! NMOS $\mathrm{W}=22.0 \mathrm{U}=1.0 \mathrm{U}$ AD=33.0P PD=3.0U AS=55.0P $+\mathrm{PS}=27.7 \mathrm{U}$ <br>  $+\mathrm{PS}=3.0 \mathrm{U}$ <br> M8 vi+_2 phieval2 OTAVO- GND! MMOS $W=45.0 U \mathrm{~L}=1.0 \mathrm{U} \quad \mathrm{AD}=67.5 \mathrm{P} \quad \mathrm{PD}=3.0 \mathrm{U}$ AS $=112.5 \mathrm{P}$ $+\mathrm{PS}=52.5 \mathrm{U}$ <br> M9 vit phievall vit_2 GND! $\mathrm{NMOS} \mathrm{W}=45.0 \mathrm{U} \mathrm{L}=1.0 \mathrm{U}$ AD=67.5P PD=3.0U AS=67.5P $+\mathrm{PS}=3.0 \mathrm{U}$ <br> M10 vi+_1 phieval1 vi+ GND! NMOS $\mathrm{W}=45.0 \mathrm{U} \mathrm{L}=1.0 \mathrm{U}$ AD=112.5P PD=52.5U AS=67.5P <br> $+\mathrm{PS}=3.0 \mathrm{U}$ |  |
| :---: | :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

[^2]
*** Subcircuit from file./hlfswitches.ext
 M1 vicm phievall OTAVO- GNDI NMOS $W=15.0 U \quad L=1.0 U \quad A D=27.3 P \quad P D=8.5 U \quad A S=37.5 P$
$+P S=17.5 U$

AS ot acascdrn ot acascbias 19 GND ! NMOS $W=37.5 \mathrm{U} \quad \mathrm{L}=1.0 \mathrm{U} \quad \mathrm{AD}=56.2 \mathrm{P} \quad \mathrm{PD}=3.0 \mathrm{U}$
$\mathrm{AS}=18.8 \mathrm{P} \quad \mathrm{PS}=1$. OU
${ }_{\text {M39 }} 20$ otacascbias otacascdrn GND! NMOS W=37.5U $\mathrm{L}=1.0 \mathrm{O}$ AD 18 .8P PD=1.0U
M40 otadrivsrc otavin 20 GND! NMOS W=37. SU $\mathrm{L}=1.0 \mathrm{O}$ AD=65.1P PD=12.8U AS $=18.8 \mathrm{P}$ M41 21 otavin otadrivsrc GND! NMOS W=37.5U $\mathrm{L}=1.0 \mathrm{O}$ AD=18.8P PD=1.0U AS=65. 1 P 442 otacascdrn otacascbias 21 GND ! NMos W=37.5U L=1.0U AD=56.2P PD=3.0U $\mathrm{AS}=18.8 \mathrm{PPS}$ PS 1.0 U
43 22 otacascblas otacascdrn GND! NHOS W=37.5U $\mathrm{L}=1.0 \mathrm{O} \quad \mathrm{AD}=18.8 \mathrm{P}$ PD=1.0U
 44523 otavin otadrivsrc GND! NMOS W=37.5U $\mathrm{L}=1.0 \mathrm{O}$ AD=18.8P PD=1.0U AS=65.1P 46 otacascdrn otacascblas 23 GND! NMOS W 237.50 L=1.0U AD=56.2P PDE3.0U AS=18.8P PS=1.0U

 PD $=$. PD=3.OU AS=16.4P PS=4.70 PD otacascbias otacascbias otacascdiosrc GND! NMOS $\mathrm{W}=10.0 \mathrm{~L} \mathrm{~L}=1.0 \mathrm{O}$ AD=15.0P PD $=3.0 \mathrm{U}$ AS $=16.4 \mathrm{P}$ PS=4.7U , PD=4.7U AS=15.0p pS=3.0 GN! NHOS W=37.5U L=1.0U AD=65.1P PD=12.8U AS $=18.8 \mathrm{P}$
 $\mathrm{PD}=3.4 \mathrm{U}$ AS=16.4P PS=4.7U
456 otadrivgrc otacMFBIn otabotgnd GNDI NMOS $30 \mathrm{~W}=32.5 \mathrm{U} \mathrm{L}=1.5 \mathrm{U}$ AD=56.4P PD=11.1U AS $=55.2 \mathrm{PPSS}=9.9 \mathrm{U}$


 459 otabotgnd otacMFBin otadriverc GND! NHOS30 W=32.5U L=1.5U AD=55.2P PDD=9.9U
AS 56.4 P PS=11.10
H60 otadriverc otackPBin otabotgnd GND! NMOS 30 W=32.5U $\mathrm{L}=1.5 \mathrm{U}$ AD=56.4P PD=11.1U



$\mathrm{AS}=87.5 \mathrm{P}$ PS=18.3U 12 ot acascdrn ot apsrccascbias 1 ot at opvdd PMOS $W=50.0 \mathrm{U}=1.0 \mathrm{U} \quad \mathrm{A}=75.0 \mathrm{P} \quad \mathrm{PL}=3.0$ 132 ot apsrccascbias otacascdrn ot atopvdd PMOS $W=50.0 \mathrm{U} L=1.0 \mathrm{U}$ AD $=25$. OP PD $=1$. OU AS=75.0P PS=3.00 AS 3 OTAPSPCCIIAS otatopydd otatopvdd PMOS $W=50.0 \mathrm{U} \quad \mathrm{L}=1.0 \mathrm{U}$ AD $=25.0 \mathrm{P}$ PD=1.0U AS $=87.5 \mathrm{SP}$ PS $=18.3 \mathrm{U}$, AS=17.5P PS=3.70 otace

PD=3.0U AS=5.0P PS=1.00 $\quad$.


 + $\mathrm{AS}=5.0 \mathrm{OP}$ PS $=1.0 \mathrm{O}$.
 M148 OTAPSRCBIAS otatopvdd otatopvdd PHOS $W=10.0 \mathrm{U} \mathrm{L}=1.0 \mathrm{U}$ AD $=5.0 \mathrm{OP}$ PD=1.0U
 + PD=3.0U AS=5.OP PS=1.0U ${ }_{\mathrm{PD}=3.0 \mathrm{OU} \mathrm{AS}=25.0 \mathrm{OP} \text { PS }=1.0 \mathrm{O}}$ 1179 otapsrccascbias otacascdrn otatopvdd Pros $w=50.00 \mathrm{~L}=1.00 \mathrm{AD}=25.0 \mathrm{O}$ 41810 otapsrccascblas otacascblas otatopvdd PMos $W=10.0 \mathrm{~L} L=1.0 \mathrm{O}$ AD $=5$. 0 P
 ${ }_{M 20}$ otatopvdd otapsrcbias 9 otatopvad PMOS w=50.0U $\mathrm{L}=1.0 \mathrm{O}$ AD=87.5P PD=18.3U $+\mathrm{AS}=25.0 \mathrm{P}$ PS $=1.0 \mathrm{U}$
 AS=17.5P PS=3.7U
 + PD $=3.0 \mathrm{U}$ AS $=25.0 \mathrm{P}$ PS $=1.0 \mathrm{U}$. 12513 otaparccascblas otacascdrn otatopvdd PMOS W=50.0U $\mathrm{L}=1.0 \mathrm{U}$ AD $=25$. $0 \mathrm{P} ~$
PD $=1.0 \mathrm{~A} \mathrm{AS}=75.0 \mathrm{P} P \mathrm{PS}=3.0 \mathrm{O}$


 AS 25 . TAPSYCBIAS otatopvdd otatopvdd PMOS $\mathrm{w}=10.0 \mathrm{~L} \mathrm{~L}=1.0 \mathrm{U}$ AD $=5.0 \mathrm{P}$ PD=1.0U



M1 out internal Vdd Vdd PMOS $W=19.0 U \quad L=1.0 U \quad A D=28.5 \mathrm{P} \quad \mathrm{PD}=3.0 \mathrm{U} \quad \mathrm{AS}=40.1 \mathrm{P}$ PS $=16.7 \mathrm{U}$
M2 Vdd in internal Vdd PMOS $W=11.0 \mathrm{U} \quad \mathrm{L}=1.0 \mathrm{U} \quad \mathrm{AD}=23.2 \mathrm{P} \quad \mathrm{PD}=9.7 \mathrm{U} \quad \mathrm{AS}=16.5 \mathrm{P}$ PS $=3.0 \mathrm{U}$
M3 internal in Vdd Vdd PMOS $\mathrm{W}=11.0 \mathrm{U} \quad \mathrm{L}=1.0 \mathrm{U} \quad \mathrm{AD}=16.5 \mathrm{P}$ PD=3.0U AS=23.2P PS=9.7U 굼? Mロ
 $+\mathrm{PS}=3.0 \mathrm{U} \quad \mathrm{M}$

## - fromparator extracted layout of casc_sr_test.mag

.opt ions nomod post $=2$

- level parameter specifies which bit this comparator detects
. param winin $=8.0 \mathrm{cs}$ cs $\mathrm{scale}=2$ ro_factor $=3$
- 1evel=1

$$
\text { stepsize }=33.3 \mathrm{~m}
$$

* Transistors
.include casc_sr_test.spice


vcascbias cascbias agnd . 7.5

*bias
vdda vdd_ideal 05.0
lavdd vdd_ideal avdd 5 nH
lsub vdd_ideal subvdd 5 nH
vdd dvdd_ideal $0 \quad 3.3$
ib bias 0 10u
$\begin{array}{lll}\text { lagnd agnd } 0 & 2 \mathrm{nH} \\ \text { ldgnd dgnd } & 0 & 2 \mathrm{nH}\end{array}$
- input
vref_cm ref_cm agnd dc 1.7
vref_p ref_p ref_cm dc 'stepsize*level' eref ref_n ref_cm ref_p ref_cm -1
.include /users/lynn/adc/flash/in
include /users/lynn/adc/power_calc.sp
include /users/lynn/adc/analpower.sp
.include/users/lynn/adc/flash/input/input1.sp
.include /users/lynn/adc/analpower.sp
.include /users/ssheng/rf/mosis/08hp/10model. 139







5
*analysis
*analysis
. op 10 ns 11.9 ns 14 ns
.tran. in $120 n$
 .meas tran srq_samp1 find $v(s r q)$ when $v(p h i 1)=2.5 v t d=14 n$ fall $=1$
.meas tran srq_samp2 $f$ ind $v(s r q)$ when $v(p h i 1)=2.5 v t d=14 \mathrm{n}$ fall $=2$ .meas tran srq_samp3 find $v(s r q)$ when $v(p h 11)=2.5 v \quad t d=14 \mathrm{n}$ fall $=3$
 (ITYC)
$=$ (ITYd)
$=$ (ITYd)
$=(154)$

แuиии!

## samnet．spice

C8 otagnd ot acmfbin 4.00 F
C8 otagnd $v i+\_2$ 1．00F C10 ot agnd otavint 1.00 F
C11 ot agnd otavo－ 1.00 F C12 ot agnd vi－＿1 1.00 F C13 ot acmfbin ot agnd 4.00 F
C14 ot acmfbin ot agnd 4.00 F
C1
C14 ot acmf bin otagnd 4.00 F
C15 ot avot otagnd 1.00 F C16 ot agnd otavin＋ 1.00 F
C17 ot acmf bin otagnd 4.00 F
C18 ot avin－ot agnd 1.00 F C17 otacmin
C18 otavin－otagnd 1.00 F
C19 otagnd otavo－ 1.00 F C19 ot agnd otavo－ 1.00 F
 $C 21$ ot agnd ot avot 1.00 F
C 22 ot avo ot agnd 4.00 F
23 ot avo ot agnd 3.00 F




C32 ot agnd 0 76．0F
C33 otapsrcbias 0
C34 otatailgate 0
C3

山
号
a
0
0
の日～～
$n$
0
0
0
0
0
0
0
10＿556＿954：
samswitches＿0／hlfswitches＿0／vi＋＿ctrl samswitches＿ornern
samcaps＿0／vi＿ctrl＿r

## ik whitis： $22: 09: 33$ ：

x4 phie2in dvdd clkbuff＿0／phie2 philin phielin clkbuff＿0／phis1 clkbuff＿0／phil

+ clkbuff＿0／phiel phisiin dgnd clkbuff

| 23 | 9＿30＿213： |
| :---: | :---: |
| ＊ 24 | hlfswitches＿0／8＿96＿85 |
| 24 | hlfswitches＿1／OTAVIII＋ |
| 24 | 9＿13＿1024 |
| ＊ 25 | hlfswitches＿1／9＿36＿197： |
| 25 | 3－356＿197： |
| ＊ 25 | h1［switches＿0／9＿36＿1974 |
| ＊ 25 | hlfswitches＿0／OTAVO－ |
| 26 | hlfswitches＿1／8＿36＿229： |
| 26 | 9＿4＿229： |
| ＊ 26 | hlfswitches＿0／8＿36＿2290 |
| ．EIIDS |  |

＊．．．t Subcircuit from file．／clkbuff．ext
．SuBCKT clkbuff phie2in dvdd phie2 philin phielin phis1 phil phiel phis1in
t dgnd

$$
\mathrm{x} 1 \text { dvdd phie2in dgnd phie2 stdcells/driver }
$$

$\times 2$ dvdd philin dgnd phil stdcells／driver
$x 3$ dvdd phisif dgnd phis1 stdcells／driver
$x^{4}$ dvdd phielin dgnd phiel stdcells／driver
C1 phisi dgnd 1.00 F Cl dgnd phie2 1.00 F
3 dgnd phiel 1.00 F
phil dgnd 1.00 F C4 phil dgnd 1.00 F
C5 phiel $0 \quad 27.0 \mathrm{~F}$ C6 phie2 0 28．0F C8 phis 1016.0 F C 9 phi1 $0 \quad 16.0 \mathrm{~F}$
C 10
dgnd
0
C10 dgnd 0 34．0F
＊＊Node Listing for subckt：clkbuff
＊＊ 0
＊＊＊＊top level cell is ．／samnet．ext
$\times 1$ otavdd otapsrcbias otatailgate otaps
x 1 otavdd otapsrcbias otatailgate otapsrccascbias otagnd otavo + otavin $+\quad$＋+ avin－otacmfbin otavo－teleota
$\times 2$ otavin＋ 12 otacmfbin otacmfbin vi＋＿1 vi－＿2 vi＋＿2 vi－＿1 otavo＋otavin－

+ otavo－otavdd otagnd samcaps
x3 vi＋agc＿ctrl vicm vi－ 1 otatallgate 2 clkbuff＿0／phie2 clkbuff＿0／phie2 vi＋＿1 clkbuff＿0／phiel clkbuff＿0／phie1 otavo＋otagnd vi－＿2 vi＋＿2 vi－＿1 otavin－ ＋otacmfbin otavin＋otavo－otagnd samswitches
$\begin{array}{lll}\text { C1 ot agnd vi }-\_2 & 1.00 \mathrm{~F} \\ \text { C2 } 2 \text { otagnd vi }+2 & 1.00 \mathrm{~F}\end{array}$



[^3]C2 otagnd vit＋2 21.0


casc_sr.spice

 $\begin{array}{llll}\text { C17 } & \text { sr_0/SET2 } & \text { dgnd } 1.00 \mathrm{~F} \\ \text { C18 }\end{array}$ 들ũ io : :

...... Subcircuit from file./sr.ext
.SUBCKT sr 1 Q RST1 SET2 GND Q_b Vdd
M1 VCd SET2 Q 1 PMOS $W=6.0 U \quad L=1.0 U \quad A D=12.0 \mathrm{P} \quad \mathrm{PD}=7.0 \mathrm{U} \quad \mathrm{AS}=9.0 \mathrm{P} \quad \mathrm{PS}=3$. 0 U


 M8 3 RST1 Q_b GND! NMOS $W=4.0 U \quad L=1.0 U \quad A D=2$. OP PD $=1.0 U \quad A S=8$. OP PS $=9$. OU C1 O_b 05.0 F .
$\begin{array}{lllll}\text { C1 } & \text { Q_b } & 0 & 5.0 \mathrm{~F} \\ \text { C2 } & 1 & 0 & 145.0 \mathrm{~F}\end{array}$
$\begin{array}{llll}\text { C3 } & Q & 0 & 5.0 F \\ \text { C4 } & \text { GND } & 0 & 4.0 \mathrm{~F}\end{array}$
$\begin{array}{lllll}\text { C5 } & \text { Vdd } 0 & 6.0 \mathrm{~F} \\ \text { C6 } & \text { SET2 } & 0 & 3.0 \mathrm{~F}\end{array}$
C7 RST1 0 3.0F


* $\quad 1 \quad$ 6_39_460
$\begin{array}{lll}* * & 2 & 8 \_7 \_201 \\ * & 3 & 8 \_18 \_200 \\ \text {.ENDS } & \end{array}$
$* * * * *$ top level cell is ./casc_sr.ext
$\times 1$ sr_0/Vdd casc_ful_0/phil sr_0/RST1 sr_0/SET2 casc_ful
$x 2$ sr_0/Vdd sr_0/Q sr_0/RST1 sr_0/SET2 dgnd sr_0/Q_b sr_0/Vdd sr
 M2 sr_0/Vdd dgnd sr _0/Vdd sr _0/Vdd PMOS $\mathrm{W}=8.0 \mathrm{U} \mathrm{L}=10.0 \mathrm{U} \quad \mathrm{AD}=20.0 \mathrm{P} \quad \mathrm{PD}=12.8 \mathrm{U}$ $+\mathrm{AS}=20.0 \mathrm{P} \quad \mathrm{PS}=12.8 \mathrm{U}$
$\begin{array}{ll}\text { C1 } & \text { dgnd } \mathrm{Br} r_{0} 0 / \mathrm{Vdd} \text { 5.00F } \\ \text { C2 } & \text { Er_0/RST1 dgnd } 1.00 \mathrm{~F}\end{array}$
CS Er_0/Q dgnd 1.00 F

C7 sr_0/Qb dgnd 1.00 F
C8 dgnd casc_ful_0/phi1

C11 dgnd 8 Br_0/SET2 4.00 F




## casc_sr.spice

$\times 1$ dvdd platch2 platch1 in_n cascbias nlatch1 phi1 nlatch2 agnd phi2
..... Subcircuit from file ./casc_ful.ext
.SUBCKT casc_ful dvdd phil platch1 platch2
$\times 2$ dvdd platch1 platch2 in_p cascbias nlatch2 phi1 nlatch1 agnd phi2 + casc_hlf_0/avdd subvdd ref_n dummy 221 bias casc_hlf

## 1 nlatch2 agnd 3.00F

 C1 nlatch2 agnd 3.00FC2 phi1 dvdd 1.00 F
C3 subvdd agnd 3.00 F
C4 nlatch1 agnd 3.00 F
C5 phit 2 agnd 2.00 F
C 6 agnd ref_n 1.00 F
C6 agnd ref_n 1.00 F
C7 agnd dummy 12.00 F
C8 agnd 13.00 F
c9 agnd casc_hlf_0/avdd 24.00 F
C10 bias 2 1.00F
C11 agnd subvdd 8.00 F C12 agnd ref_p 1.00 F
C13 agnd dummy 2.2 .00 F
$300^{\circ} \mathrm{S}$ ZIUd pube LIJ
J00.I I setq 9 IJ
$300^{\circ}$ setq pube SIJ
$300^{\circ} \varepsilon$ z pube DIJ
C18 casc_hif_0/avdd in_n 1.00 F
C19 agnd casc_hlf_0/avdd 3.00 F
C 21 agnd agnd 1.00 F
in_P 1.00 F
subvdd 1.00 F
in_n 1.00 F
ins 6.00

*... Subcircuit from file./casc_h1f.ext
. SuBCYT casc hlf d $\% d$ platch1 platch2 in 1 nlatch1 phi1 nlatch2 agnd phi2 avdd
M1 platch2 phil dvdd dvad PMOS $W=8.0 \mathrm{U} L=1.0 \mathrm{U} \quad \mathrm{AD}=12.0 \mathrm{P} \quad \mathrm{PD}=2.9 \mathrm{U} \quad \mathrm{AS}=15.5 \mathrm{P} \quad \mathrm{PS}=6.2 \mathrm{U}$ 12 dvdd platch1 plat ch2 dvdd $\mathrm{PMOS} \mathrm{W}=13.5 \mathrm{U} \quad \mathrm{L}=1.0 \mathrm{U} \quad \mathrm{AD}=25.2 \mathrm{P} \quad \mathrm{PD}=10.41 \mathrm{~S} \quad \mathrm{AS}=20.2 \mathrm{P}$
43 plateh2 platch1 dvdd dvdd PMOS $W=13.5 \mathrm{U} \quad \mathrm{L}=1.0 \mathrm{U} \quad \mathrm{AD}=20.2 \mathrm{P} \quad \mathrm{PD}=4.9 \mathrm{U} \quad \mathrm{AS}=26.2 \mathrm{P}$ PS dvdd platch1 platch2 dvdd $P M O S W=13.5 U \quad L=1.0 U \quad A D=26.2 \mathrm{P} \quad \mathrm{PD}=10.4 \mathrm{U} \quad \mathrm{AS}=20.2 \mathrm{P}$
MS nlatch2 phi1 platch2 GIID! NMOS $W=3.0 U \mathrm{~L}=1.0 \mathrm{U} \quad \mathrm{AD}=4.9 \mathrm{P} \quad \mathrm{PD}=3.1 \mathrm{U} \quad \mathrm{AS}=7.5 \mathrm{P}$




M10 casc 1 nlatch2 subvdd PMOS $W=4.0 U \quad L=1$. OU $A D=6.8 P \quad P D=3.0 U \quad A S=10.0 P \quad P S=9.0 U$ M11 avdd bias common subvdd PMOS $\mathrm{W}=8.0 \mathrm{U} \mathrm{L}=3.0 \mathrm{U} \quad \mathrm{AD}=12.0 \mathrm{P}$ PD=3.0U $\mathrm{AS}=14.7 \mathrm{P}$
+M 12 common 1 bias avdd subvdd $\mathrm{PMOS} \mathrm{W}=8.0 \mathrm{U} \mathrm{L}=3.0 \mathrm{U} \quad \mathrm{AD}=14.7 \mathrm{P} \quad \mathrm{PD}=6.3 \mathrm{U} \quad \mathrm{AS}=12.0 \mathrm{P}$ $+\mathrm{PS}=3.0 \mathrm{U}$
$\mathrm{M13}$ casc in common1 subvdd $\mathrm{PMOS} \mathrm{W}=8.0 \mathrm{U} \mathrm{L}=1.0 \mathrm{U} \quad \mathrm{AD}=13.6 \mathrm{P} \quad \mathrm{PD}=6.0 \mathrm{U} \quad \mathrm{AS}=14.7 \mathrm{P}$
$+\mathrm{M1} 4$ common 2 refin casc subvdd $\mathrm{PMOS} \mathrm{W}=8.0 \mathrm{U} \mathrm{L}=1.0 \mathrm{U} \quad \mathrm{AD}=14.7 \mathrm{P} \quad \mathrm{PD}=6.3 \mathrm{U} \quad \mathrm{AS}=13.6 \mathrm{P}$
415 avdd blas common2 subvdd PMOS $\mathrm{W}=8.0 \mathrm{U} \mathrm{L}=3.0 \mathrm{U} \quad \mathrm{AD}=12.0 \mathrm{P} \quad \mathrm{PD}=3.0 \mathrm{U} \quad \mathrm{AS}=14.7 \mathrm{P}$
M1 6 common 2 bias avdd subvdd $\mathrm{PMOS} \mathrm{W}=8.0 \mathrm{U} \mathrm{L}=3.0 \mathrm{U} \quad \mathrm{AD}=14.7 \mathrm{P} \quad \mathrm{PD}=6.3 \mathrm{U} \quad \mathrm{AS}=12.0 \mathrm{P}$ $+P S=3.00$
03.0 F
C29 platch1 03.0 .
C30 platch $2 \quad 0 \quad 6.0 \mathrm{~F}$
C31 agnd 0
c
a commoni 4.0 F
casc_hlf
0
1
EMDS
.. Node Listing for subckt:

## $\substack{\text { Simpin } \\ 16.0134}$


[^0]:    1. Current density may be somewhat of a misnomer here since $V_{g s}-V_{T}$ does not have the units of current per unit area. It does, however, refer to the fact that the $V_{g s}-V_{T}$ of a MOS transistor is proportional to the square root of the drain current, $I_{D}$, divided by the $W / L$ ratio of the device.
[^1]:    1. Although certain other A/D topologies, including delta-sigma and successive-approximation converters, may have high clock rates, the term "high speed" here refers specifically to a class of converters called 'nyquist rate' converters. Unlike oversampled converters (e.g. delta-sigma), this class of converters processes one data sample per clock period, achieving the fastest possible data conversion rate for a given clock speed.
    2. Note that for higher resolution converters, the addition of a pipeline stage might very well reduce the overall power consumption of the AD since the number of comparators increases exponentially with the number of bits, N .
[^2]:    vicm 1.0

    ## cm 1.00 F

    

[^3]:    00F
    otavin－otagnd 1.00

