

Copyright © 1984, by the author(s).
All rights reserved.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission.

NONLINEAR SWITCHED-CAPACITOR NETWORKS:
BASIC PRINCIPLES AND PIECEWISE-LINEAR DESIGN

by

J. L. Huertas, Lo. O. Chua, A Rodriguez-Vazquez
and A. Rueda

Memorandum No. UCB/ERL M84/10

31 January 1984

(cover)

NONLINEAR SWITCHED-CAPACITOR NETWORKS:
BASIC PRINCIPLES AND PIECEWISE-LINEAR DESIGN

by

J. L. Huertas, L. O. Chua, A. Rodriguez-Vazquez and A. Rueda

Memorandum No. UCB/ERL M84/10

31 January 1984

ELECTRONICS RESEARCH LABORATORY

College of Engineering
University of California, Berkeley
94720

NONLINEAR SWITCHED-CAPACITOR NETWORKS:
BASIC PRINCIPLES AND PIECEWISE-LINEAR DESIGN

J. L. Huertas^{*}
L. O. Chua^{**}
A. Rodriguez-Vazquez^{*}
A. Rueda^{*}

ABSTRACT

The applicability of Switched-Capacitor components to the design of nonlinear networks is extensively discussed in this paper. The main objective is to show that switched-capacitors can be efficiently used for designing nonlinear networks. Moreover, the design methods to be proposed here are fully compatible with general synthesis methods for nonlinear n-ports. Different circuit alternatives are given and their potentials are evaluated

* Departamento de Electricidad y Electronica, Facultad de Fisica, U. de Sevilla, Avda. Reina Mercedes sn Ado. 1065 Sevilla, Spain

** Department of Electrical Engineering and Computer Sciences and the Electronics Research Laboratory, University of California, Berkeley Californi, USA.

Research sponsored by the Office of Naval Research Contract N00014-76-C-0572 during a bisit of the first author at the University of California, Berkeley and by the Spain CAICYT under Contract No. 0235/81.

1. INTRODUCTION

At present, any procedure for the synthesis or design of circuits is strongly influenced by its technological feasibility for large scale integration. In connection with signal processing, several techniques (analog, sampled-data and purely digital) have evolved exhibiting specific advantages which render them potentially useful for VLSI. Without a doubt, one of such techniques is the use of switched-capacitors (SC) for filtering of continuous as well as sampled-data signals. The state of the art has given rise to a new field where many design methods have gained popularity and where specific analysis procedures and simulation programs have been developed. What mainly makes SC filters attractive is the present day fabrication tolerances of capacitors built with MOS technologies, another appealing feature being their compatibility with digital circuits. Thus, combined digital-analog circuits on the same LSI chip may be mass-produced in the future.

The purpose of this paper is to discuss the applicability of SC techniques to the design of nonlinear networks. Up till now, only modest attempts in the use of SC techniques for designing nonlinear components have been made [1,2]. Our goal here is to investigate the use of switched-capacitors for designing nonlinear components in a way compatible with general synthesis methods for nonlinear n-ports. Different synthesis methods have been reported in the past for the realization of nonlinear multiports, but all of them require the design of specific nonlinear elements using off-the-shelves components such as op-amps, diodes, etc. We will extend some of these methods by giving an implementation technique which is based on SC components. Section 2 reviews some basic ideas in order to clarify the

difference between SC filters, where we are always interested in transfer relations, and SC circuits, where we are also interested in driving-point functions. Essentially, it is emphasized that a switched-capacitor is not a true resistor but a pseudo resistor and the concept of SC-resistor is proposed. This concept is formalized in Section 3, where two methods are given for implementing any piecewise-linear (PL) SC-resistor. Thus, Section 3 is the core of the paper in the sense that our main goal of generalizing continuous nonlinear synthesis techniques using SC resistors is presented. Section 4 considers the stability properties of the basic building blocks introduced in Section 3. The importance that a detailed stability study has on refining the new design methods must be kept in mind. Next, Section 5 deals with the realization of transfer characteristic plots (TC-plots) by using SC-resistors. Finally, Section 6 shows how a sampled-data TC plot may be used to synthesize continuous nonlinear resistors. Summarizing, we will introduce the concept of SC-resistors and give procedures to implement them in the design of discrete-time as well as continuous-time nonlinear circuits.

GLOSSARY OF COMMON TERMS:

- ϕ^e : even clock phase
- ϕ^o : odd clock phase
- S^e : electronic switch being closed during the even clock phase.
- S^o : electronic switch being closed during the odd clock phase.
- f_c : clock frequency
- T_c : clock period
- i : current in the continuous time domain
- v : voltage in the continuous time domain
- q : charge in the continuous time domain

- \hat{I} : average current at an arbitrary clock period
 V : sample voltage at an arbitrary clock period
 Q : sample charge at an arbitrary clock period
 V^e : sample voltage at an arbitrary even clock phase
 V^o : sample voltage at an arbitrary odd clock phase
 \hat{V} : voltage source comprising previous values of voltages and charges in a discretized model
 E : constant voltage
 m : slope of a linear segment from a piecewise-linear characteristic
 δ : discontinuous jump from a piecewise-linear characteristic
 V_{sat} : voltage saturation level for op-amps and unity-gain-buffers
 $\delta(t)$: time impulse function

Further, some of the previous terms can be specialized with subscripts in different ways: 1) To denote a particular discrete time instance, i.e., V_{n+1} ; 2) To denote a particular segment into a piecewise-linear characteristic, i.e., m_j ; and 3) to denote that a variable is associated to a specific element or point into a circuit, i.e., V_C^o or V_1 .

2. SC-RESISTORS: PRELIMINARIES

Most design techniques for linear SC networks involve the use of the so-called SC building blocks (SCBB) which function as conductances [2-4] or transconductances [5]. Basically, such elements function by sampling a floating voltage and providing charges which are proportional to the sampled voltage. In any case, the characteristic component for every SCBB is the switched-capacitor; it is a capacitor whose memory is updated after every operating cycle. Thus, a switched-capacitor may be considered a resistor inside networks that

perform a voltage to voltage processing as is the case for SC active filters.

As it was stated in the Introduction, our aim in this paper is to extend the basic idea underlying the use of SC components in the synthesis of nonlinear networks. To this end, the first step is the development of a technique for designing nonlinear SC conductances in a way compatible with current MOS technologies. Subsequently, such new elements are used in turn as building blocks for synthesizing nonlinear driving point (DP) and transfer characteristic (TC) plots, in close analogy with the synthesis procedures for continuous nonlinear networks [7,8]. Since the intention of this paper is to illustrate both the basic approach and its limitations, we will be only concerned with the realization of piecewise-linear networks. A companion paper will be devoted to describing other approaches that are also compatible with SC techniques.

A truncation operator is the only nonlinear function that must be added to the set of SC linear components for synthesizing PL networks. In continuous-time circuits, such an operator is usually implemented by means of diodes [7]. However, the simplest way to implement a truncation operator in SC circuits seem to be the use of switches. Let us define what we will call a threshold controlled switch (TCS) as the circuit component represented in Figure 1. There, port 2 is implemented by an electronic switch whose conduction state is controlled by the logic variable Z_2 , i.e., it opens for $Z_2=1_B$ and closes otherwise. Further, the logic value of Z_2 depends on the voltage associated with port 1 as follows

$$Z_2 = \begin{cases} 1_B & , \text{ for } V > E \\ 0_B & , \text{ otherwise} \end{cases} \quad (1)$$

where 1_B and 0_B denote "one" and "zero" respectively in the Binary number system.

Figure 2.a shows an example of the use of a TCS for implementing a positive concave SC conductance. Figure 2.b shows the corresponding timing diagram. It is assumed that the switch named S^O (alternatively S^E) closes in synchronization with the odd (even) clock phase. After imposing some restrictions on the electrical variables, it is possible to set the average charge as a function of the voltage

$$\hat{I} = \begin{cases} (C f_c / 2)(V - E) & , \text{ for } V > E \\ 0 & , \text{ elsewhere} \end{cases} \quad (2)$$

where C denotes the capacitance in Figure 2.a and f_c denotes the clock frequency.

Linear SC circuits in addition to circuits like the one shown in Figure 2.a lead to the definition of a new type of networks, namely the SC-resistors. We have chosen the name SC-resistor to emphasize the pseudo-resistive character of the switched-capacitor. However, the name, as well as its pseudo-resistive character, may be misleading if we do not carefully consider the way in which SC-resistors may be used to implement TC and DP plots (either linear or nonlinear). The use of such "resistors" for designing TC plots is direct. See for example the simple voltage divider shown in Figure 3.a, where the concave resistor of Figure 2 is utilized. Using equation (2) we obtain the following TC plot:

$$V = \begin{cases} V_s \frac{C_s}{C_s + C} + E \frac{C}{C_s + C} & , \text{ for } V_s > E \\ 0 & , \text{ elsewhere} \end{cases} \quad (3)$$

The oscillogram in Figure 3.b depicts the actual TC plot measured with $C_s=C=inf$ and $E=2v$.

The constitutive relation describing any SC-resistor is valid under the same restrictions that apply to conventional SC-filters; namely,

1. Excitation signals are sampled and held until they change in synchronization with the clock waveform.
2. Electrical variables in the network are only of interest when no charge is flowing through any branch and all of the voltases are constant.

The design of DP plots has to be considered more carefully. In fact, the above constraints preclude the use of SC resistors for designing continuous-time DP plots, and the inclusion of some auxiliary elements is required. It is tempting to use the analogy given by (2), but we must keep in mind that in DP plot synthesis we are interested in obtaining relations linking instantaneous voltage and current at a physical port. It is not enough to find a switching scheme that nullifies the "memory" of a capacitor. If we do that, we still have a capacitor. Indeed, note that although we will obtain an algebraic relation between the average voltage and the average current, a differential relation exists between their instantaneous values. This may be clarified by an example. The circuit of Figure 4.a illustrates the connection of a linear SC-resistor with a non-ideal voltage source. Routine analysis gives the following instantaneous current flowing into the SC-resistor:

$$i(t) = \frac{V_s(nT_c)}{R} \exp(-t/CR_s) \quad , \quad nT_c < t < (n+1/2)T_c \quad (4)$$

Clearly, expression (4) does not correspond to an algebraic $i-v$ characteristic. This observation is best seen with the help of Figure 4.b, which shows the associated current and voltage waveforms for the circuit of Figure 4.a with $R_3=10k, C=1nF$ and $T_c=40us$.

Our problem boils down to implementing a physical resistor using SC-resistors. To do this, we convert an instantaneous $q-v$ characteristic into an instantaneous $i-v$ relation by connecting an SC-resistor to a mutator [12]. Hence, our problem is to find a mutator circuit which is compatible with the SC design philosophy. The circuit of Figure 5 fits this specification. In this Figure, the symbol at the right denotes a SC-resistor. We have assumed that charge only flows through the SC resistor during the even clock phase and is an algebraic function of the voltage samples. Then, the charge is integrated by C_0 , giving a voltage $V_{C_0}^e$, which is converted into the current i via a voltage-controlled current-source (VCCS). It must be mentioned that this source is the only part of the mutator that requires a resistive element, as will be seen later on.

Thus, the process of implementing a resistive DP plot using SC techniques can be described as follows

1. Implement an SC-resistor by interconnecting as many SC building blocks as needed.
2. Transform the SC DP plot into a TC plot.
3. Convert the TC plot into a resistive DP plot.

Figure 6.a shows the DP plot measured across the voltage source terminals in Figure 4.a when a mutator is connected between the source and the SC-resistor. Figure 6.b represents the corresponding current and voltage waveforms for the same excitation signal as in Figure 4.b.

We can conclude therefore that both TC and DP plot synthesis may be treated in a unified way with respect to SC resistors; the only significant difference being the use of a mutator when DP characteristics are required. Consequently, we will devote the next section to the formal synthesis procedures for SC resistors, keeping in mind their usefulness for performing both types of plots.

3. SYNTHESIS OF SC-RESISTORS.

3.1. Discretized capacitive models for nonlinear resistors: The SC-resistor approach. In Section 2 SC-resistors appears in a rather simple way. Let us now define them in a more precise manner. In fact, it follows from the example in Figure 3, that the synthesis of TC plots using SC techniques can be viewed as a procedure for simulating resistors. Thus, our aim here is to find "substitution" models for nonlinear resistors which allow us to simulate them using SC techniques.

Let us consider a time-invariant voltage-controlled resistor described by

$$i=f(v) \quad (5)$$

We will try to simulate this resistor by using a sampled-data system built basically with capacitors and switches. Our natural variables in this case are charges and voltages. Choosing these variables, (5) may be written as a first-order differential equation

$$\frac{dq}{dt} = f(v) \quad (6)$$

The simulation we propose to perform is essentially discrete in nature. Thus, inside any sampling period we must resort to a discrete equivalent of (6). Of course, we can use the model associated with any numerical integration algorithm for representing the time derivative of q . Furthermore, applying the general formula for multistep algorithms [9], we obtain the following discrete version of (6), valid for the time $t=t_{n+1}$

$$Q_{n+1} - Q_n = T_c \sum_{j=-1}^P b_j f(V_{n-j}) + \sum_{j=1}^P a_j Q_{n-j} \quad (7)$$

where T_c is the sampling clock period.

To emphasize some aspects of this expression, let us rewrite it as follows

$$Q_{n+1} - Q_n = T_c b_0 f(V_{n+1}) + \hat{V}_n \quad (8.a)$$

where

$$\hat{V}_n \triangleq T_c b_0 f(V_n) + \sum_{j=1}^P \{T_c b_j f(V_{n-j}) + a_j Q_{n-j}\} \quad (8.b)$$

Observe that, since \hat{V}_n depends on the previous values of voltage and charge, it is a constant at the present time interval. Hence, we may interpret (8) as the Q - V curve of a nonlinear capacitor. We can therefore assert that a discretized capacitive circuit model for a nonlinear resistor associated with a general multistep integration algorithm at the time $t=t_{n+1}$ is simply the one-port network shown in Figure 7. Note that C is a linear capacitor and the switch is periodically closed and open in synchronization with the clock. Hence, if the voltage-controlled source is given by

$$V = V_{n+1} - f(V_{n+1}) \quad (9)$$

the equation describing the network at $t=t_{n+1}$ becomes

$$Q_{n+1} - Q_n = C f(V_{n+1}) + \hat{V}_n \quad (10)$$

which is equivalent to (8). Hence, we may formalize the concept of a SC-resistor as follow:

Definition 1: The circuit implementation of any capacitive discretized model for a resistor is said to be a SC-resistor iff the components used are linear capacitors, ideal switches, and voltage-controlled voltage-sources (VCVS).

Remark 1: In definition 1, independent voltage sources are considered as a degenerate VCVS.

Remark 2: Expression (10) suggests that inside any sampling interval, there is a static description for a SC-resistor given by

$$g(V, \hat{I}) = 0 \quad (11)$$

where \hat{I} is the average charge flowing during that sampling interval. The term static is used here to mean DC excitations.

Depending on the properties of $g(\cdot, \cdot)$, we may define several subclasses of SC-resistors. For illustrative purposes, we will consider next linear SC-resistors, since it is interesting to relate our work here with the known linear applications of SC networks.

Definition 2: A SC-resistor is said to be linear if $g(\cdot, \cdot)$ in (11) is a linear function.

Definition 3: A linear SC-resistor is said to be one-step linear if its associated capacitive discretized model has the form

$$Q_{n+1} - Q_n = GT_c (b_{-1} V_{n+1} + b_0 V_n) \quad (12)$$

where G denotes the conductance of the simulated resistor.

Remark 3: Particular cases of (12) are SC-resistors derived from the following three well-known algorithms; namely,

- a) Backward Euler (BE): $b_{-1} = 1, b_0 = 0$
- b) Forward Euler (FE): $b_{-1} = 0, b_0 = 1$
- c) Trapezoidal rule (TR): $b_{-1} = 1/2, b_0 = 1/2$

Linear SC-resistors do not share all the properties of continuous resistors. This should not be surprising because they are circuit implementations of a model. The basic properties of linear SC-resistors depend on the integration algorithm on which they are based. For example, consider the 3 one-step linear resistors defined above. Figure 8 shows three circuits associated respectively with the BE, FE and TR algorithms. In all of these figures it is assumed that $C=T_cG$. The only passive realization corresponds to BE which does not require a voltage source. This is to be expected because BE is the only strictly passive algorithm from this set of three [10]. Roughly speaking, BE is the one-step linear SC-resistor which best resembles a continuous resistor since its storage property has been removed. On the other hand, the TR algorithm is lossless. This motivates the search for other implementations not requiring sources. One of them is the well-known SC-resistor shown in Figure 9, which has been introduced in the SC filter literature from the bilinear transformation [3].

Two interesting conclusions from the preceding paragraph are: 1) previous SC realizations of one-port elements are included in the one-step linear SC-resistors appearing here in a much more general context. 2) both the function structure of $g(\cdot, \cdot)$ and the properties of the integration algorithm used in the simulation of SC-resistors are important.

Nevertheless, the type in which we are really interested here is that of piecewise-linear (PL) SC-resistors.

Definition 4: An SC-resistor is said to be piecewise-linear if it can be described by a piecewise-linear function.

In what follows, we focus on methods for simulating PL SC-resistors. Two design approaches will be developed, one based on FE and the other on BE, since they can be shown to give the simplest circuit configurations [11]. On the other hand, TR SC-resistors can always be designed by connecting one BE SC-resistor in parallel with one FE SC-resistor as shown in Figure 8 for the linear case.

Limiting ourselves to one-step algorithms is not so restrictive as it relates to the current practice in linear SC networks. In fact, extensions of linear SC filters to include multistep algorithms have not been reported to the best of our knowledge. However, they may be of interest at least from a theoretical point of view. For instance, the second-order Gear algorithm is passive [10] and hence, could be implemented by using only ideal switches and linear capacitors. Indeed, a systematic search of the applications of passive multistep algorithms to the simulation of linear and nonlinear resistors could lead to new realization schemes for either filters or nonlinear circuits.

3.2. Synthesis of piecewise-linear SC-resistors: Let us consider a PL SC-resistor with $N+1$ segments and N breakpoints in E_1, E_2, \dots, E_N . Following the results reported in [6], a global function describing such a generic element is given by

$$\hat{I} = \frac{1}{T_c} \left\{ m_0 V + f^0(0) + \frac{1}{2} \sum_{j=1}^N \{1 + \text{sn}(V - E_j)\} \{ \delta_j + (m_j - m_{j-1}) \} (V - E_j) \right\} \quad (13.a)$$

where

$$\text{sn}(x) \hat{=} \begin{cases} 1, & \text{for } x > 0 \\ -1, & \text{elsewhere} \end{cases} \quad (13.b)$$

and δ_j denotes a discontinuous jump at the j -th breakpoint, m_j denotes the slope of the j -th segment, and $f^0(0)$ denotes the ordinate at $x=0$

corresponding to the extension of the leftmost segment of the piecewise-linear curve.

The last expression suggests the introduction of a family of basic elements for designing PL SC-resistors.

a) Positive concave SC-resistor(PCSC): This element is described by

$$\hat{I} = \begin{cases} 0 & , \text{ for } V < E \\ \frac{m}{T_c} (V-E) + \frac{\delta}{T_c} & , \text{ elsewhere} \end{cases} \quad (14)$$

where m is a positive number and E is any constant voltage.

b) Negative concave SC-resistor(NCSC): This element is described also by

(14) but with a negative value for m .

c) Step charge source: This element is described by

$$\hat{I} = \begin{cases} 0 & , \text{ for } V < E \\ \frac{\delta}{T_c} & , \text{ elsewhere} \end{cases} \quad (15)$$

Figure 10 plots the characteristics corresponding to these three basic components. It is interesting to point out that these elements are similar in form to those in [7] except for the presence of a discontinuity in the PCSC and the NCSC. Allowing this discontinuity improves the element's versatility from a design point of view.

It should be clear that every term in (13) may be identified as one of the basic elements just introduced. Obviously, any PL SC-resistor may then be designed by connecting in parallel as many elements of the basic set as required. The problem yet to be solved is how to design these basic elements using switched capacitors. Solutions corresponding to both one-step algorithms chosen in 3.1 are given in the next subsections.

3.3. Design technique based on the BE algorithm: Figure 11 shows the circuit realization of the basic elements using switched capacitor techniques. The required threshold controlled switch has been built by the circuit in Figure 12.a. This is not the only realization but the fastest and simplest one. Alternative procedures using special purpose A/D-like converters to generate several thresholds have also been studied by the authors and will be reported elsewhere [11]. Notice further that the active circuits shown in Figure 11 are grounded SC-resistors. Floating realizations can also be obtained by using appropriate converters [7,8].

Let us describe first the PSSC shown in Figure 11.a. The switch named S_E^e is controlled by implementing the AND operation of the even clock phase and the comparator output. During the odd phase this switch remains open and the capacitor C is charged to a voltage equal to $E - \delta/C$. During the even phase, the switch S_E^e closes when $V > E$, resulting in $\hat{I}_{T_c} = C(V - E) + \delta$. Otherwise, ($V < E$), the switch remains open, thereby giving $\hat{I} = 0$. The slope of the characteristics is controlled by the value of C. Capacitor C_h is used to emphasize that the voltage sources will be derived from a common DC source for the different cells of the same system. A practical implementation of these voltages is given in Appendix A

Consider next the NCSC shown in Figure 11.b. Let us assume that the comparator output is in the ON state ($V > E$). Then, during the odd phase capacitor C is charged to a voltage equal to $-E - \delta/C$ and both capacitors C_1 are discharged. During the even phase, the equivalent circuit of Figure 12.b is valid with $V_1 = 2V$ and the average current is $\hat{I} = (-C(V - E) + \delta) / T_c$.

Finally, let us consider the step-charge source shown in Figure 11.c. Its functional description is similar to that of the NCSC, the main difference being that the voltage-controlled source associated with the equivalent circuit during the even phase (Fig. 12.b) is $V_1 = V$. As a consequence, the average current during that phase for $V > E$ is CE/T_c .

3.4. Design technique based on the FE algorithm: Figure 13 shows the circuit implementation of both the PCSC and the NCSC grounded elements. The step-source characteristic does not depend on the port voltage and, therefore, its circuit realizations for BE and FE are similar. Notice that the circuits in Figure 13 are mainly based on the use of unity-gain buffers. This fact is interesting, because the buffer has a rather quite simple structure from the integration point of view.

The operating principles of both networks in Figure 13 are very similar. During any odd phase, capacitor C_h is charged to E and capacitor C is charged to

$$V_C^o = \mp(V_1^o - E) \quad (16)$$

where the upper sign stands for the PCSC and the lower one for the NCSC. During the even phase, capacitor C_h^e is charged to

$$V_{C_h^e}^e = V_1^o = (V \pm \delta)/C \quad (17)$$

while capacitor C discharges on the input port if $V > E$, resulting in

$$\hat{I}_{T_E} = -CV_C^o, \quad \text{for } V > E \quad (18)$$

By combining (16), (17) and (18), we obtain the expected PCSC (alternatively NCSC) characteristics. Furthermore, it should be noticed that the average current at any period does not depend upon the port voltage at the same period; instead, it depends on the port voltage at the previous clock period. This is a consequence of the timing

associated with the FE algorithm, as shown by expression (8).

3.5. Experimental results: All of the proposed circuits have been built in the laboratory and satisfactorily tested. As an example we show the experimental results corresponding to the realization of the PL SC-resistor shown in Figure 14.a. Figure 14.b shows the measured result. The synthesis procedure consists of decomposing the prescribed piecewise-linear characteristics as the sum of the four basic piecewise-linear curves shown in Figures 15.a to d. The corresponding basic elements have been implemented by using the FE-PCSC and the FE-NCSC circuits. Figures 15.e to h illustrate the performance of these basic components. In these latter figures, the trace at the top has been included for reference purposes.

3.6. Static limitations: When dealing with the synthesis of nonlinear networks, it is very important to study the dynamic range of the circuit realization of the basic components used in the realization. By dynamic range we mean the port voltage interval inside which the linear operation is guaranteed for all the active elements. Since we are considering low-frequency excitations, linear operation is mainly restricted by the saturation mechanism of the op-amps and unity-gain buffers. In what follows we shall assume a voltage saturation roll-off for the active elements as shown in Figure 16. Thus, determining the dynamic range for any of the circuits in Figures 11 and 13 is equivalent to finding the conditions relating the input voltage to the saturation level, V_{sat} . Such conditions are shown in Table I.

In addition to calculating the dynamic range limits, it is usually important also to model the network behaviour when it is excited by a voltage that forces the circuit to operate outside the dynamic region, since many important dynamic properties depend on that behaviour [12].

The way to handle this problem is well illustrated by the circuit in Figure 17. There we have represented the different possibilities for out-of-range operations for the FE-PCSC, assuming $V > E$. Routine analysis gives

$$\hat{I} = \frac{C}{T_c} \left(V - E + \frac{\delta}{C} \right) \quad (19.a)$$

$$\hat{I} = \frac{C}{T_c} (V_{sat} - E) \quad (19.b)$$

$$\hat{I} = \frac{C}{T_c} (V - E) \quad (19.c)$$

which correspond respectively to Figure 17.a, b and c.

The actual DP plot for the different saturation conditions can be determined by carefully analyzing the network behaviours in Figure 17 when we force the input voltage beyond the saturation limits. In the case of Figure 17, only two situations exist in practice, depending on which condition in Table I is the most restrictive one; the corresponding DP plots are depicted in Figure 18.

A similar analysis procedure has been applied to the remaining circuit realizations in Figures 11 and 13. The corresponding models obtained are shown in Figure 19 for both the BE and the FE elements [11]. In that Figure the BE-PCSC is missing, since there is no controlled source directly governing the capacitor C.

Knowing the actual DP plots for BE and FE components gives us a comparative criterion for selecting an implementation style. Look for instance at both realizations of an NCSC. It should be clear that if $\delta/C > -V_{sat}/2$, the dynamic range of the FE circuit is greater than the one corresponding to the BE. Another interesting consequence is that the global DP plots for every circuit realization admits a canonical piecewise-linear representation, as it was shown in [11].

4. STABILITY PROPERTIES.

The basic building blocks introduced in Section 3 require active components and are therefore potentially unstable. In order to perform a detailed stability study, a previous knowledge of the dynamic behaviour of each SC-resistor is necessary. That behaviour is essentially determined by two different factors. First, by the reactive parasitics associated with the active components in Figures 11 and 13. Second, by the discrete parasitics introduced by the numerical integration algorithm associated with each discretized model. The overall behaviors of both kinds of parasitics are quite different and it is appropriate to consider them separately. On the other hand, since a general treatment is rather cumbersome, we will only show the most important dynamic effects via a few examples.

4.1. Continuous parasitics: Let us consider the circuit in Figure 20, where we have represented the interconnection of a generic PL basic element to a one-port network, N , containing only linear BE SC-resistors and DC sources. Furthermore, N is represented by its Thevenin equivalent.

If we assume that: 1) every element in Figure 20 is ideal and 2) the system has reached the steady-state, we may obtain the following time representation for the current i flowing through the SC-resistor during the even clock phase:

$$i(t) = C \sum_{-\infty}^{\infty} \{1 + s \sin(V-E)\} \{V(1-a) - \hat{V}\} \delta(t - nT_c) \quad (20)$$

Thus, $i(t)$ is an ideal pulse train of period T_c , as shown by the discontinuous trace in Figure 21.

However, the actual implementation of the PL SC-resistor in Figure 20 is influenced by several factors which affect our previous assumptions. On one hand, there is a delay, T_0 , associated with the physical realization of the threshold function (comparator delay in Figures 11 and 13). On the other hand, there is a transient behaviour due to the combined action of the parasitics associated with the controlled-sources and of the ON resistance of the analog switches. Hence, expression (20) must be modified to include these effects; namely,

$$i(t) = C \sum_{-\infty}^{\infty} \{1 + s \sin(V-E)\} \{V(1-a) - \hat{V}\} \delta(t - T_0 - nT_c) * p(t) \quad (21)$$

where $*$ denotes the convolution operation and $p(t)$ denotes the second effect discussed above. Continuous tracings in Figure 21 shows a pictorial representation of the actual value for $i(t)$. It must be pointed out that both T_0 and $p(t)$ may cause instability problems and must be considered separately.

Let us focus our attention on the influence of $p(t)$. Since in a purely SC network the variables (voltage and charge) are defined only when no current flows inside the network, it should be obvious that a

necessary and sufficient condition for stability is that the transient response reaches zero. Of course, it is advantageous to obtain such a condition as a function of the circuit element values. This is illustrated for the circuit in Figure 20 via the circuit in Figure 22. There we have represented the even topology of Figure 20 for $V > E$, assuming that the PL SC-resistor is a BE-NCSC with $\delta = E = 0$. Moreover, we will disregard the ON resistance of the switches and consider the controlled source implemented by an op-amp. Then, the controlled source transfer function is

$$a(s) = \frac{w_t}{s + \frac{w_t}{2}} \quad (22)$$

where w_t is the gain-bandwidth product of the op-amp.

Routine calculations on the circuit in Figure 22 gives the following characteristic frequency of the network:

$$w_0 = \frac{w_t}{2} \frac{C_T - C}{C_T + C} \quad (23)$$

Clearly, this circuit is stable only if $C_T > C$. In a similar way, stability conditions may be derived for each basic building block [11]. Table II is intended as a summary of such conditions for one-segment PL SC-resistors.

Now, let us concentrate on determining the influence of T_D . We will consider the example shown in Figure 23, where the network N is connected to a 3-segment PL SC-resistor. Figure 24.a plots V versus V_T as is ideally implemented by the circuit in Figure 23 (full trace). Suppose that an input value V_{T1} , as shown in Figure 24.a, is applied during the clock phase nT_c . Point I on the characteristic corresponds to that excitation. Evidently, since I lies between the thresholds,

only S_1^e must be closed, with S_2^e remaining open during the whole clock interval. However, this is not what really happens. Taking into account the delay (T_D), S_1^e and S_2^e will remain open until the instant $nT_c + T_D$. Hence, during that time the voltage V corresponds to point A in Figure 24.a. Since this voltage is higher than both thresholds (E_1 and E_2) it will cause a circuit malfunction, since both switches will be initially closed when $t > nT_c + T_D$. The consequence of this malfunctioning is that the system tends to reach point B instead of point I as its final state. Figure 24.b shows the empirical $V-V_T$ characteristics obtained for the network in Figure 24.a by taking $E_1 = 2v$, $E_2 = 4v$, and $C_T = C_1 = C_2 = 1nf$. On this oscillogram it is seen that the actual breakpoints are displaced with respect to the ideal ones (to be located at $V_T = 2v$ and $6v$, respectively). Moreover, a discontinuous jump appears in the characteristics for $V_T = 4v$. These results are in agreement with the theoretical predictions and illustrate the instability troubles due to T_D .

Although our phenomenological treatment makes evident the effects that one may expect from the influence of T_D , it is very hard to derive closed form conditions related to the circuit element values for each PL SC-resistor. In any case, for our purposes here, it is enough to conclude that T_D gives rise to malfunctioning unless we excite the SC-resistor by a voltage source connected between its terminals. In fact, the experimental result detailed in Section 3 was obtained upon fulfilling this condition.

Apparently, the constraint imposed above in order to avoid malfunctioning is too restrictive and may render our design approach impractical. Fortunately, this constraint may be removed by including a memory device that makes the threshold function "remember" during a

cycle what its state was during the preceding one. Figure 25 depicts a practical way to do that, including the required timings.

4.2. Discrete parasitics: As a result of the numerical algorithm associated with the chosen discretized model, there are instability problems that do not depend on a particular implementation but rather on the general properties of the algorithm. In order to investigate such problems, let us consider the simple circuit in Figure 26. When the nonlinear SC-resistor is BE, we set for that circuit

$$V(n) = V_T - \frac{f\{V(n)\}}{C_T} \quad (24)$$

and when the SC-resistor is FE, we obtain

$$V(n) = V_T - \frac{f\{V(n-1)\}}{C} \quad (25)$$

Clearly, expression (24) is algebraic and does not present instability troubles. However, such troubles may arise in (25), making an analysis of its locally asymptotic stability worthwhile. To perform an adequate study, we may begin by analyzing the behaviour of that equation linearized around an equilibrium point, V_Q

$$V(n) = V_T - \frac{1}{C_T} \left. \frac{df}{dv} \right|_{V_Q} V(n-1) \quad (26)$$

Taking the z-transform of that expression, the result is

$$V(z) = \frac{zV}{z + \left. \frac{1}{C_T} \frac{df}{dv} \right|_{V_Q}} \quad (27)$$

In order for the equilibrium point to be stable, the associated "pole" must be inside the unit circle; namely,

$$-1 < \frac{1}{C_T} \frac{df}{dv} \Big|_{V_Q} < 1 \quad (28)$$

This condition is usually simple to check because we only need to evaluate the slope at the equilibrium point. For instance, when an FE-NCSC is concerned, this slope has a value C ; then, the stability condition may be expressed as $C_T > C$. Table III gives this condition for each one-segment PL SC-resistor.

4.3. Practical results: From the preceding discussions we can make two important conclusions:

1. The influence of T_0 is very restrictive, but may be eliminated by a small change in the implementation of each basic SC component.
2. For each basic building block we may derive explicit stability conditions relating the element values.

However, it is worthwhile to know not only the limits of stable operation but the kind of instability mechanisms which appear in practice. Furthermore, it is interesting to relate these mechanisms to the global static characteristics. We will try to illustrate such a relationship here assuming practical elements that incorporate the memory device from Figure 25.

Let us consider again the general situation depicted in Figure 26. Let us further assume that the PL SC-resistor is an NCSC with $E = \delta = 0$. Then two different situations arise for $C_T > 0$, which are plotted in Figure 27. When $C_T > C$ (Figure 27.a), the characteristic is single valued and the stability condition implied from Tables II and III is fulfilled. However, when $C_T < C$ (Figure 27.b), the characteristic is a multiple-valued function of V_T and the predicted instability is

translated into a hysteretic behaviour. Figure 28 presents an experimental plot showing the predicted hysteresis for a case in which $C=1.2\text{nf}$ and $C_T=1\text{nf}$. Also, from Tables II and III, we may infer that for PCSC there are stability problems only if FE is used. However, the instability mechanism cannot be hysteretic, since the global characteristic is always single-valued. Figure 29 shows the actual instability mechanism for this case. It was obtained from the circuit in Figure 26 when the PL SC-resistor was a FE-PCSC with $E=\delta=0$ and by taking $C=1.2\text{nf}$, $C_T=1\text{nf}$. On this oscilloscope we note the existence of oscillations for $V>0$.

5. SYNTHESIS OF PL VOLTAGE TRANSFER-CHARACTERISTICS.

It is a routine matter to use the PL SC-resistor to implement PL TC plots. In fact, as it was shown in Section 2, a general method may be devised by substituting each resistor in a continuous prototype by an associated SC-resistor. Thus, we may use a SC voltage divider counterpart [12], as illustrated by the following example. Let us design the TC plot in Figure 30.a by using the circuit from Figure 26. The corresponding PL SC-resistor is seen in Figure 30.b. After synthesizing such a resistor following the techniques developed in Section 3, we got the experimental TC plot shown in Figure 31. The nonlinear component was designed using the BE realization.

An alternative to the SC voltage divider is to resort to some kind of transformation circuits. The basic scheme can be seen in Figure 32. It represents an SC implementation of a DP to TC converter [8]. An arbitrary PL SC-resistor described by $\hat{I}=f(V)/T_c$ is connected to the negative input of AD1. Then, we obtain the following input/output function between V and V_o :

$$V_o = V + \frac{f(V)}{C_o} \quad (29)$$

This last expression may be used as a design equation to calculate the function $f(\cdot)$ required for realizing a prescribed TC plot. Figure 33.b shows the use of the circuit in Figure 32. It depicts the experimental TC plot obtained after transforming the DP plot shown in Figure 33.a. This latter plot has been implemented using BE components.

6. MODELING OF CONTINUOUS RESISTORS.

As it was seen in Section 2, a continuous resistor may be designed using an SC transfer characteristic connected to a DT-converter [8]. The present Section will discuss the dynamic performance of that design technique. In order to obtain a significant model in the frequency domain, we will limit ourselves to considering the realization of a continuous linear resistor. The results obtained for the linear case may be extended to the qualitative analysis of more general nonlinear resistors. In any case, they illustrate the main dynamic effects which appear as a consequence of the implementation technique.

Figure 34 shows the basic circuit diagram of a continuous resistor using SC techniques. The block labelled TC is a transfer characteristic implemented with SC-resistors following the methods discussed in Section 5. The summer may be implemented using either R-active or C-active [13] circuit techniques. Since the summer weights are unity, the dynamic response of this element may be assumed to be negligible when compared with that corresponding to the sample-hold (S/H) block. Therefore, the dynamic behaviour of the resistor

in Figure 34 is mainly influenced by three factors: 1) the sample-hold frequency response; 2) the processing delay introduced by the block TC; and 3) the settling time prior to reaching the steady-state at the TC output. Each factor may be independently modeled. Thus, for the S/H influence, the controlled port variable may be represented by

$$I(s) = \frac{1}{R} \frac{1 - \exp(-sT_c)}{s} V_o^*(s) \quad (30)$$

where $I(s)$ and $V_o^*(s)$ are respectively the Laplace transforms of $i(t)$ and $v_o^*(t)$.

On the other hand, the processing delay in TC may be represented by using the z-transform technique to obtain

$$V_o^*(z) = H(z) V^*(z) \quad (31)$$

Finally, the third effect corresponds to the fact that the TC output sample, $V_o^*(nT)$, is not available until after the steady-state is reached. We may model it by a time delay, T_s , with reference to nT_c . Hence, we may write

$$V_o^*(s) = \exp(-sT_s) \sum_{-\infty}^{\infty} V_o^*(nT_c) \exp(-snT_c) \quad (32)$$

Combining all of these factors, we obtain finally an expression for the current at the external port

$$I(s) = \frac{1}{R} \exp(-sT_s) H(z) \frac{1 - \exp(-sT_c)}{sT_c} \sum_{-\infty}^{\infty} V(s - nw_c) \quad (33)$$

where $z = \exp(-sT_c)$.

It is worth specifying (33) in case all of the components used in implementing the TC are of the BE type. So $H(z) = k$ and the result is

$$I(s) = \frac{k}{R} \exp(-sT_s) \frac{1 - \exp(-sT_c)}{sT_c} \sum_{-\infty}^{\infty} V(s - nw_c) \quad (34)$$

Taking $s=j\omega$, we may define an equivalent admittance at the fundamental frequency

$$Y(\omega) = \frac{I(\omega)}{V(\omega)} = \frac{k}{R} \frac{1 - \exp(-j\omega T_c)}{j\omega T_c} \exp(-j\omega T_s) \quad (35)$$

For low-frequency ($\omega T \ll 1$) (35) simplifies to

$$Y(\omega) \approx \frac{k}{R} \{1 - j\omega(T_c + T_s)\} \quad (36)$$

The preceding equation may be represented by a conductance in parallel with a negative capacitor. This suggests that we can interconnect a positive capacitor of value $k(T_c + T_s)/R$ across the resistor terminals to compensate the parasitic dynamic effects introduced by our design technique. Also, the phase error may be evaluated as

$$\phi \approx -\omega(T_c + T_s) \quad (37)$$

This last expression may be considered as a tool for estimating the maximum input frequency.

If all of the components used in the TC block are FE, the evaluation of the equivalent admittance depends on the topology used. In the least favorable situation, it may be calculated as

$$Y(\omega) = \frac{k}{R} \frac{1 - \exp(-j\omega T_c)}{j\omega T_c} \exp[-j\omega(T_c + T_s)] \quad (38)$$

which, for low-frequency, can be simplified as follows:

$$Y(\omega) \approx \frac{k}{R} [1 - j\omega(2T_c + T_s)] \quad (39)$$

Figure 35 plots an oscilloscope showing the hysteresis in the characteristics of a linear resistor due to the phase-shift introduced by the circuit of Figure 34. We have used $k=2$, $R=1k$, and $f_c=19533\text{Hz}$. The

excitation signal was a triangular voltage waveform of $f=900\text{hz}$. The oscilloscope in Figure 36.b represents the instability behaviour observed in the circuit of Figure 36.a for $R_g=R=1k$ and $k=2$. Correspondingly, Figure 36.c shows the response of the same circuit using a compensating positive capacitor with a value of 56nf . As it can be seen, the oscillations have been completely eliminated, which confirms the theoretical results explained above.

7. CONCLUSIONS

Design methods have been proposed for implementing nonlinear networks employing elements well-suited for integrated circuit realization. The basic component (the SC-resistor) is an extension of the switched-capacitor used at present in linear filters. We have shown that SC-resistors allow for the design of either discrete-time or continuous-time resistive networks. In particular, components other than resistors may also be synthesized with only small changes in the mutator considered in Sections 2 and 6. Then, the technique can be extended to networks containing nonlinear capacitors, inductors and higher-order elements [15].

A detailed modeling of the proposed building block components as well as experimental data are included. They provide reasonable agreements between theoretical predictions and practical results.

An interesting point that warrants attention is the influence of parasitic capacitances. The most important result is that each of the proposed circuits has been designed to be insensitive to the bottom stray capacitances. It can be seen from Figures 11 and 13 that the terminal of each capacitor denoted by 'b' is always connected to a voltage source or to the virtual-ground.

REFERENCES

- [1] B. J. Hosticka, U. Kleine, R. Schweer and W. Brockherde: "Nonlinear analog switched-capacitor circuits (part I and II)". Proceedings ISCAS-82, pp 729-732, 1982.
- [2] B. J. Hosticka and G. S. Moschytz: "Practical design of switched-capacitor networks for integrated circuit implementation". Electronic Circuits and Systems, Vol. 3, n. 2, pp 76-88, March 1979.
- [3] G. C. Temes: "The derivation of switched-capacitor filters from active RC prototypes". Electronics Letters, Vol. 14, n. 12, pp 361-362, June 1978
- [4] B. J. Hosticka, R. W. Brodersen and P. R. Gray: "Mos sampled-data recursive filters using switched-capacitors as resistors". IEEE Journal Solid-State Cir., Vol. SC-12, n. 6, pp 600-608, December 1977.
- [5] T. R. Viswanathan, S. M. Faruque, K. Sinshal and J. Vlach: "Switched-capacitor transconductances and related building blocks". IEEE Trans. Circuits and Systems, Vol. CAS 27, n. 6, pp 502-508, June 1980.
- [6] L. O. Chua and S. M. Kang: "Section-wise piecewise-linear functions: Canonical representations, properties and applications". Proceedings of IEEE, Vol. 65, pp 915-922, June 1977.
- [7] L. O. Chua and S. Wong: "Synthesis of Piecewise-linear networks". Electronic Circuits and Systems, Vol. 2, n. 4, pp 102-108, July 1978.
- [8] J. L. Huertas: "DT-adaptor: application to the design of nonlinear N-ports". Int. J. Circuit Theory and Applications, Vol. 8, n. 3, pp 273-290, July 1980.
- [9] L. O. Chua and P. M. Lin: Computer-aided analysis of electronic circuits, Prentice-Hall, 1975.
- [10] R. A. Rohrer and H. Nosrati: "Passitivity considerations in stability studies of numerical integration algorithms". IEEE Trans. Circuits and Systems, Vol. CAS-28, n. 9, pp 857-866, September 1981.
- [11] A. Rodriguez-Vazquez: "Nonlinear switched-capacitor networks". PhD. di

- ssertation, Universidad de Sevilla, Febrero 1983 (in spanish).
- [12]L.O.Chua:"Introduction to nonlinear network theory", McGraw-Hill, 1969.
- [13]R.Schaumann and J.R.Brand:"MOS compatible,all-capacitor biquadratic active filters",Proceedings of IEEE,Vol.67,n.4,pp 689-690,April 1979.
- [14]G.F.Franklin and D.J.Powell:"Digital control of dynamic systems", Addison Wesley, 1980.
- [15]L.O.Chua and E.Szeto:"Synthesis of higher-order nonlinear circuit elements",IEEE Trans. Circuits and Systems,Vol.CAS-31,February 1984.

CAPTIONS TO FIGURES.

Figure 1: Circuit representation for a threshold controlled switch. The rectangular block stands for an implementation of the threshold operation defined by equation (1). The logical value of Z2 controls the state of the switch.

Figure 2.a: Circuit realization of a positive concave SC conductance using a TCS. The switch is controlled by combining both the TCS output and the even clock phase through an AND gate.

Figure 2.b: Time diagram showing both clock phases for the circuit of Figure 2.a

Figure 3.a: Nonlinear SC voltage divider using the SC conductance in Figure 2.a.

Figure 3.b: Experimental TC plot for the circuit in Figure 3.a with $C = C_s = 1\text{nf}$ and $E = 2\text{v}$.

vertical signal; scale: 1v/dv

horizontal signal; scale: 1v/dv

Figure 4.a: A SC-resistor connected to a nonideal voltage source.

Figure 4.b: Experimental results for the circuit in Figure 4.a with $C = 1\text{nf}$, $R_s = 10\text{k}$ and $T_c = 40\mu\text{s}$.

horizontal scale: 150 $\mu\text{s}/\text{dv}$

top vertical signal; $i(t)$, scale: 2v/dv

bottom vertical signal; $v(t)$, scale: 2v

Figure 5: Conceptual circuit diagram for a SC mutator.

Figure 6.a: Experimental DP plot as seen across the mutator.

horizontal signal; $v(t)$, scale: 1v/dv

vertical signal; $i(t)$, scale: 1v/dv

Figure 6.b: Current and voltage waveforms across the mutator.

horizontal scale: 500 $\mu\text{s}/\text{dv}$

top vertical signal; $i(t)$, scale: 2v/dv

bottom vertical signal; $v(t)$, scale: $2v/dv$

Figure 7: Discretized capacitive model for a nonlinear resistor.

Figure 8.a to c: Discretized models for linear BE-, FE- and TR-SC-resistors:

8.a) BE.

8.b) FE.

8.c) TR.

Figure 9: Circuit diagram for a bilinear SC-resistor [3].

Figure 10: $\hat{I}-V$ port characteristics for the basic PL SC-resistors.

Figure 11.a to c: Circuit diagrams for the BE realizations of the basic PL SC-resistors:

11.a) BE-PCSC.

11.b) BE-NCSC.

11.c) Step-charge source.

Figure 12.a: Design of a threshold function using a comparator.

Figure 12.b: Equivalent topology for both BE-NCSC and step-charge source during the even clock phase.

Figure 13.a,b: Circuit diagrams for the FE realizations of the basic PL SC-resistors.

13.a) FE-PCSC.

13.b) FE-NCSC.

Figure 14.a: PL SC-resistor to be synthesized using basic elements.

Figure 14.b: Experimental result for the PL SC-resistor in Figure 14.a.

horizontal signal; V , scale: $2v/dv$

vertical signal; \hat{I}_C , scale: $2v/dv$

Figures 15.a to d: Component curves for synthesizing the PL SC-resistor in Figure 14.a via basic elements.

Figures 15.e to h: Experimental performance for the basic elements in Figures 15.a to d.

horizontal signal; V , scale: $2v/dv$

top vertical signal; V , scale: $5v/dv$

bottom vertical signal; $\hat{I}_c/1nf$, scale: $2v/dv$

Figure 16: Voltage saturation characteristics for the op-amps and unity gain buffers used in the realization of the basic elements.

Figure 17.a to c: Equivalent circuits showing the different possibilities for out-of-range operation for a FE-PCSC:

17.a) Buffer B1 in Figure 13.a saturated.

17.b) Buffer B2 in Figure 13.a saturated.

17.c) Buffers B1 and B2 in Figure 13.a saturated.

Figure 18.a,b: Global characteristics for a FE-PCSC including out-of-range operation for different design values:

18.a) $V_{sat} < E' = V_{sat} - \delta/C$.

18.b) $V_{sat} > E'$

Figure 19.a: Global characteristics for a BE-NCSC.

Figure 19.b: Global characteristics for the step charge source.

Figure 19.c,d: Global characteristics for the FE-NCSC:

19.c) $E'' = (V_{sat} + \delta/C) < V_{sat}$.

19.d) $E'' > V_{sat}$.

Figure 20: SC voltage divider used for illustrating instability troubles in nonlinear SC networks due to continuous parasitics.

Figure 21: discontinuous trace: ideal current waveform flowing through the network N in Figure 20.

continuous trace: actual current waveform.

Figure 22: Even phase equivalent circuit for a BE-NCSC connected across a linear BE SC-resistor.

Figure 23: SC voltage divider used for illustrating the instability troubles in nonlinear SC networks due to a delay in the

threshold function.

Figure 24.a: TC characteristics for the network in Figure 23.

Figure 24.b: Experimental TC plots for the network in Figure 23 with

$$E_1=2v, E_2=4v, C_T=C_1=C_2=1nf.$$

horizontal signal; V_T , scale: 1v/dv

vertical signal; V , scale: 1v/dv

Figure 25: Example of TCS with memory.

Figure 26: SC voltage divider used for illustrating the instability

troubles in nonlinear SC networks due to discrete parasitics.

Figure 27.a,b: TC characteristics for the network in Figure 26 assuming

that the nonlinear SC-resistor is a NCSC with slope C .

27.a) $C < C_T$.

27.b) $C > C_T$.

Figure 28: Experimental verification of the hysteretic behaviour predicted

in Figure 27.b.

horizontal signal; V_T , scale: 0.25v/dv

vertical signal; V , scale: 1v/dv

Figure 29: Experimental verification of the oscillatory behaviour for the

network in Figure 26

horizontal scale: 500 μ s/dv

top vertical signal; V_T , scale: 2v/dv

bottom vertical signal; V , scale: 1v/dv

Figure 30.a: TC characteristics to be implemented via the SC voltage divider

in Figure 26.

Figure 30.b: SC-resistor required to synthesize the TC in Figure 30.a.

Figure 31: Experimental TC plots obtained by using the SC-resistor in Figure

30.b into the voltage divider in Figure 26 with $C_T=1nf$.

horizontal signal; V_T , scale: 1v/dv

vertical signal; V , scale: 1v/dv

Figure 32: SC-resistor to TC transformer.

Figure 33.a: SC-resistor characteristics to be transformed using the network in Figure 32.

Figure 33.b: Experimental TC characteristics obtained with $C_0 = \infty$.
 horizontal signal; V , scale: 0.25v/dv
 vertical signal; V_0 , scale: 1v/dv

Figure 34: Circuit diagram for a SC mutator.

Figure 35: Experimental result showing the hysteresis in the DP plot measured across the terminals of the mutator in Figure 34.
 horizontal signal; $v(t)$, scale: 1v/dv
 vertical signal; $i(t)$, scale: 2v/dv

Figure 36.a: Continuous voltage divider used for illustrating instability troubles associated with a SC mutator.

Figure 36.b: Experimental oscillatory behaviour for the network in Figure 36.a.
 horizontal signal; V_s , scale: 1v/dv.
 vertical signal; V , scale: 1v/dv

Figure 36.c: Experimental TC plot obtained using a compensating capacitor for eliminating the oscillations observed in Figure 36.b.
 horizontal signal; V_s , scale: 1v/dv
 vertical signal; V , scale: 0.5v/dv

CAPTIONS TO TABLES

TABLE I: Conditions giving the dynamic range of the basic PL SC-resistors.

TABLE II: Stability conditions due to the influence of reactive parasitics into the performance of the basic PL SC-resistors.

TABLE III: Stability conditions due to the influence of discrete parasitics.

APPENDIX A

All the reference voltages required in Figures 11 and 13 can be derived from a single DC source by using appropriate SC gain stages. This is illustrated in Figure A.1 where we have shown the method for obtaining both a positive and a negative voltage. Notice further that both reference outputs in the previous Figure are defined only during the even clock phase. In a similar way we can also obtain a reference defined during the odd phase. The corresponding circuits for the latter case can be obtained directly from Figure A.1 by changing the phasing of the different switches in that Figure.

BENCSC	step charge	FEPSC	FENCSC
$ 2V \leq V_{\text{sat}}$	$ V \leq V_{\text{sat}}$	$\sup\{ V , V + \frac{\delta}{C} \} \leq V_{\text{sat}}$	$\sup\{ V , V - \frac{\delta}{C} \} \leq V_{\text{sat}}$

Table I

	NCSC	PCSC
BE	$C_T > C$	No restriction
FE	$C_T > 0$	$C_T > 0$

Table II

	NCSC	PCSC
BE	No restriction	No restriction
FE	$C_T > C$	$C_T > C$

Table III




Fig. 1




Fig. 2






Fig. 3



4.a



4.b

Fig. 4






Fig. 5



6.a



6.b

Fig. 6




Fig. 7




Fig. 8




Fig. 9






Fig.10

11.a



11.b



11.c




Fig.11




Fig.12







Fig.13




14.a




14.b


Fig.14




15.a




15.b




15.c




15.d




15.e



15.f



15.g



15.h

Fig.15





Fig.16




17.a

17.b

17.c

Fig.17



18.a

18.b

Fig.18




Fig.19




Fig.20




Fig.21




Fig.22






Fig.23



24.a



24.b

Fig.24




Fig.25





Fig.26



27.a

27.b

Fig.27




Fig.28




Fig.29




Fig.30




Fig.31






Fig.32



33.a



33.b

Fig.33




Fig.34






Fig.35

36.a



36.b



36.c




Fig.36




Fig.A1