SPICE2 MESFET MODEL DESCRIPTION

by

C. D. Hartgring

Memorandum No. UCB/ERL M79/1

January 1975
SPICE2 MESFET MODEL DESCRIPTION

by

C.D. Hartgring

Memorandum No. UCB/ERL M79/1

January 1979

ELECTRONICS RESEARCH LABORATORY

College of Engineering
University of California, Berkeley
94720
ABSTRACT

A model for Schottky Barrier Field Effect Transistors with micrometer and submicrometer dimensions has been implemented in the integrated circuit simulation program SPICE2. This report gives a description of the model.

ACKNOWLEDGEMENTS

The help of A. Vladimirescu, E. Cohen, and L. Jensen in implementing the model in SPICE2 is gratefully acknowledged. The discussions with my research adviser, Professor W. C. Oldham and with my colleagues, T. Chiu and M. Furukawa, have facilitated the progress of my research.

Research sponsored by the Joint Services Electronics Program Contract F44620-76-C-0100.
# TABLE OF CONTENTS

1. INTRODUCTION 1

2. MODEL TOPOLOGY 2

3. MODEL PARAMETER DEFINITIONS 5
   A. LEVEL 8
   B. TOX 9
   C. NFS 9
   D. UO 10
   E. PHI 11
   F. KP, and NSS 11
   G. UCRIT, XJ, and LD 12
   H. UEXP, and UTRA 12
   I. LAMBDA, and VTO 12
   J. GAMMA 13
   K. KF 13
   L. PB 14
   M. CGS, and CGD 14
   N. CGB 14
   O. CBS 15
   P. CBD 15
   Q. JS 16
   R. FC 16

4. IMPLEMENTATION OF FIRST AND SECOND ORDER EFFECTS 17
   A. Space-charge Limited Currents in the Substrate 17
   B. Capacitive Feedback from drain to channel 19
   C. Substrate Bias Effect 20
   D. Variable Capacitance Effects 21
   E. Temperature Effects 24

5. EXAMPLES 26
   A. Job Control Cards 27
   B. DC Transfer Function 29
   C. Transient Response 31

APPENDICES

A. SUMMARY OF EQUATIONS 35
   A1. Temperature Dependence 35
   A2. Substrate Bias Effect 35
   A3. Drain-to-source Current 35
   A4. Capacitances 37

B. MODIFICATION DECK 38

REFERENCES 46
1. INTRODUCTION

The characteristics of Schottky Barrier Field Effect Transistors (MESFET) with micrometer and submicrometer dimensions are extensively discussed by Lyon-Caen et al. [1]. In this reference a model for the MESFET for integrated circuit simulation is presented. This model has been slightly modified and has been implemented in the integrated circuit simulation program SPICE2 (see Refs.[2] and [3]).

This report gives a description of the model topology (Section 2), the model parameters (Section 3), the physical basis for the mathematical formulation (Section 4), and examples clarifying model use (Section 5).

A summary of the equations used in the model is given in Appendix A, and a listing of the modifying deck that has been used to implement the model in SPICE2, version 2E2, is given in Appendix B.
2. MODEL TOPOLOGY

The MESFET model has not been implemented as a separate device model and must be defined as a subcircuit in SPICE2. In the subcircuit a modified MOSFET model is used to calculate the drain-to-source current and several capacitances according to the equations given in this report.

The MOSFET model has been modified by adding two extra levels (LEVEL=-1, and -2). The use of the different levels is explained in Section 3. The "negative level" MOSFET models have the same topology as the "positive level" MOSFET models (Fig.2.1), but different equations are used to calculate IDS, CGS, CGD, CSB, and CDB. The meaning of the input parameters also differs in both models, e.g. NFS is the "fast surface state density" in the "positive level" MOSFET model as opposed to being the "effective channel doping" in the "negative level" MOSFET model. Differences in meanings of the input parameters are discussed in Section 3.

The "negative level" MOSFET model can be used in a subcircuit that also contains resistances (representing the series-resistances) and two Schottky diodes (representing the gate-channel diode). This subcircuit then describes the behavior of the MESFET completely.

The topology of the subcircuit is given in Fig.2.2.

No series-resistances should be specified in the "negative level" MOSFET model and the DIODE model as these resistances are added in the subcircuit. Neither should a capacitance be specified in the DIODE model as it is already included in the "negative level" MOSFET model.
Figure 2.1: SPICE2 MOSFET model.
Figure 2.2: Topology of the subcircuit used to simulate a MESFET.

MO is the modified MOSFET model.
RG is the gate series-resistance.
RD is the drain series-resistance.
RB is the bulk series-resistance.
RS is the source series-resistance.
DD and DS are Schottky diodes representing the gate-channel diode.
In the derivation of several equations a constant impurity concentration was assumed. However, as the channel is formed by ion implantation and diffusion, this is not a correct assumption. Therefore effective values for TOX, NFS, and UO have to be used as model parameters in order to match the experimental characteristics to the simulated ones. A total of 24 parameters can be specified in the "negative level" MOSFET model. If a parameter is not specified the default value will be used. Table 3.1 provides a listing of the parameters of the "negative level" MOSFET model, a description of them, and their default values. As previously noted, some parameters in this model have a meaning different to that in the "positive level" MOSFET model. In order to avoid confusion these parameters are marked with an asterix (*) in table 3.1. The following paragraphs briefly discuss each line entry in the table and refer to the appropriate section of Chapter 4 where further information is given on the impact of the parameters on model characteristics.
TABLE 2.1: "NEGATIVE LEVEL" MOSFET PARAMETER'S

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>DESCRIPTION</th>
<th>UNITS</th>
<th>DEFAULT VALUE</th>
</tr>
</thead>
<tbody>
<tr>
<td>LEVEL</td>
<td>Determines which MOSFET model is to be used by SPICE.</td>
<td></td>
<td>-1</td>
</tr>
<tr>
<td>TOX</td>
<td>Effective channel thickness</td>
<td>m</td>
<td>1.4E-7</td>
</tr>
<tr>
<td>NFS</td>
<td>Effective impurity concentration in the channel</td>
<td>cm⁻³</td>
<td>4.0E16</td>
</tr>
<tr>
<td>UO</td>
<td>Effective mobility in the channel</td>
<td>cm²/Vs</td>
<td>650</td>
</tr>
<tr>
<td>PHI</td>
<td>Built-in voltage of the Schottky gate-channel diode.</td>
<td>V</td>
<td>0.6</td>
</tr>
<tr>
<td>KP</td>
<td>Parameter used to model capacitive feedback from the drain in the channel</td>
<td>A/V²m</td>
<td>4</td>
</tr>
<tr>
<td>NSS</td>
<td>Parameter used to model capacitive feedback from the drain in the channel</td>
<td>V</td>
<td>-0.05</td>
</tr>
<tr>
<td>UCRIT</td>
<td>Parameters used to model the space-charge limited currents in the substrate</td>
<td>A/Vm</td>
<td>0.2</td>
</tr>
<tr>
<td>XJ</td>
<td>Parameters used to model the space-charge limited currents in the substrate</td>
<td>A/V²m</td>
<td>0.0</td>
</tr>
<tr>
<td>LD</td>
<td></td>
<td>-</td>
<td>13.0</td>
</tr>
<tr>
<td>UEXP</td>
<td>Threshold voltages for the space-charge limited currents in the substrate</td>
<td>V</td>
<td>0.35</td>
</tr>
<tr>
<td>UTRA</td>
<td></td>
<td>V</td>
<td>-0.05</td>
</tr>
<tr>
<td>LAMBDA</td>
<td>Parameter used in the models for the gate-source and gate-drain capacitances</td>
<td>-</td>
<td>0.54</td>
</tr>
<tr>
<td>VTO</td>
<td>Parameter used in the empirical model for the gate-source and gate-drain capacitances</td>
<td>-</td>
<td>1.8</td>
</tr>
<tr>
<td>GAMMA</td>
<td>Parameter used to model the substrate-bias effect</td>
<td>V¹²</td>
<td>0.07</td>
</tr>
<tr>
<td>PARAMETER</td>
<td>DESCRIPTION</td>
<td>UNITS</td>
<td>DEFAULT VALUE</td>
</tr>
<tr>
<td>-----------</td>
<td>-------------</td>
<td>-------</td>
<td>---------------</td>
</tr>
<tr>
<td>KF *</td>
<td>Temperature coefficient of PHI</td>
<td>V/°C</td>
<td>-1.6E-3</td>
</tr>
<tr>
<td>PB</td>
<td>Bulk junction potential</td>
<td>V</td>
<td>0.6</td>
</tr>
<tr>
<td>CGS</td>
<td>Gate-source overlap capacitance per unit gate width</td>
<td>F/m</td>
<td>1.5E-10</td>
</tr>
<tr>
<td>CGD</td>
<td>Gate-drain overlap capacitance per unit gate width</td>
<td>F/m</td>
<td>1.5E-10</td>
</tr>
<tr>
<td>CGB</td>
<td>Gate-bulk overlap capacitance per unit gate length</td>
<td>F/m</td>
<td>1.5E-10</td>
</tr>
<tr>
<td>CBS *</td>
<td>Zero-bias substrate-channel junction capacitance per unit area</td>
<td>F/m²</td>
<td>3.0E-5</td>
</tr>
<tr>
<td>CBD</td>
<td>Zero-bias substrate-drain and substrate-source junction capacitance per unit area</td>
<td>F/m²</td>
<td>3.0E-5</td>
</tr>
<tr>
<td>JS</td>
<td>Bulk junction reverse saturation current per unit junction area</td>
<td>A/m²</td>
<td>1.0E-4</td>
</tr>
<tr>
<td>FC</td>
<td>Forward-bias non-ideal junction capacitance coefficient</td>
<td>-</td>
<td>0.5</td>
</tr>
</tbody>
</table>

* These parameters are defined differently in the "negative level" and the "positive level" MOSFET model.
A. LEVEL - Determines which MOSFET Model is to be used by SPICE2.

A LEVEL=−1, and −2 should be specified to gain access to the "negative level" MOSFET model. The different levels determine which equations for the gate-source and gate-drain capacitances will be used by SPICE2. Level=−1 should be specified if the empirical model (Eqs.(4.13–4.14)) is to be used and level=−2, should be specified if the theoretical model (Eqs.(4.12–4.13)) is to be used.

The gate-source and gate-drain capacitances are extensively discussed in Section 4E.

B. TOX - Effective Channel Thickness.

The effective channel thickness, TOX, determines the gate-source gate-drain capacitances (see Section 4E), the pinch-off voltage, \( V_p \), given by Eq.(3.1), and the Shockley component, IDSS, of the source-to-drain current given by Eq.(3.2).

\[
V_p = \frac{qNFS\times TOX^2}{2\times eps} \tag{3.1}
\]

where \( q \) is the elementary charge and \( eps \) is the dielectric constant of silicon.

\[
IDSS = \frac{2\times eps\times UO\times V_p^2\times W}{TOX} \left\{ \frac{F_d - F_s - \frac{1}{2} \left( F_d^{\frac{1}{2}} - F_s^{\frac{1}{2}} \right)}{L} \right\} \tag{3.2}
\]
where \( W \) is the channel width, \( L \) is the channel length, and \( F_s \) and \( F_d \) are given by

\[
F_s = \begin{cases} 
0 & \text{for } V_p < V_{GS} \\
\frac{\Phi - V_{GS}}{V_p} & \text{for } V_t < V_{GS} < V_p \\
1 & \text{for } V_{GS} < V_t 
\end{cases}
\]  

(3.3)

and

\[
F_d = \begin{cases} 
0 & \text{for } V_p < V_{GD} \\
\frac{\Phi - V_{GD}}{V_p} & \text{for } V_t < V_{GD} < V_p \\
1 & \text{for } V_{GD} < V_t 
\end{cases}
\]  

(3.4)

where \( V_t \) is the threshold voltage. For \( V_{GS} < V_t \) the device is in the cut-off region and \( I_{DSS} = 0 \). The threshold voltage is given by

\[
V_t = \Phi - V_p
\]  

(3.5)

\( \Phi \) can be determined by a measurement of the gate-source capacitance as a function of \( V_{DS} \). The reader is referred to Section 4E. The dependence of \( \Phi \) on the substrate bias is discussed in Section 4C.

C. NFS- Effective Impurity Concentration in the Channel.

The effective impurity concentration in the channel, \( NFS \), should be determined from the pinch-off voltage, \( V_p \) (Eq.(3.1)), which in turn can be obtained from the threshold voltage \( V_t \) (Eq.(3.5)).
D. UO- Effective Mobility in the Channel.

The effective mobility, UO, influences the Shockley component, IDSS, of the drain-to-source current. This parameter should be determined from IDSS as described below.

If the device is in the saturation region (VGD < Vt), IDSS can be approximated by

\[
IDSS = \frac{0.5 \cdot \varepsilon \cdot U_0 \cdot W \cdot (V_{GS} - V_t)}{T_{OX} \cdot L} \quad (3.6)
\]

Plotting of IDSS versus \((V_{GS} - V_t)^2\) will give UO. In order to find IDSS from the IV characteristics the IDS-VDS curves in the saturation region should be extrapolated to VDS=0. This is illustrated by Fig. 3.1.

Figure 3.1: The value of IDSS in the saturation region is found by extrapolation of the IV characteristics.
E. PHI- Built-in Voltage of the Schottky Gate-channel diode.

PHI is the built-in voltage of the gate-channel diode and is given by

\[
\phi_i = E_G - \frac{kT}{q} \ln \left( \frac{N_F S}{n_i} \right)
\]  \hspace{1cm} (3.7)

where \( E_G \) is the barrier-height in volts, \( kT/q \) is the thermal voltage, and \( n_i \) is the intrinsic carrier concentration.

F. KP and NSS- Parameters Used to Model Capacitive Feedback from Source to Drain.

KP influences the drain-to-source current, IDS, and is used to model the capacitive feedback from the drain to the channel. This capacitive feedback is discussed in Section 4C and therefore only the equations that are used in the model to describe this effect are given here. The component of IDS that is due to the feedback is called IDSC.

\[
IDSC = \begin{cases} 
W*KP*(VGS-Vt-NSS)*VDS & \text{for } 2NSS < VGS-Vt \\
& \text{and } 0 < NSS \\
W*KP*(VGS-Vt)*VDS & \text{for } 0 < VGS-Vt \\
& \text{and } NSS < 0 
\end{cases}
\]  \hspace{1cm} (3.8)
G. UCRIT, XJ, and LD- Parameters Used to Model the Space-charge Limited Currents in the Substrate.

These parameters are used to model the space-charge limited currents in the substrate. These currents are discussed in Section 4B, and therefore only the equations used in the model to simulate this effect are given here. IDSR and IDSL are the components of IDS that are due to the space-charge limited currents in the substrate.

\[ IDSR = W \times UCRIT \times VDS \] for \(0 < VGS - Vt\) \hspace{1cm} (3.9)

\[ IDSL = W \times XJ \times (VDS + LD \times (VGS - Vt - UTRA))^2 \] for \(VGS - Vt < UTRA\) \hspace{1cm} (3.10)

H. UEXP, and UTRA- Threshold Voltages for the Space-charge Limited Currents in the Substrate.

The physical meaning of UEXP and UTRA is as follows:
- For \(VGS - Vt > UEXP\), IDS is proportional to \(VDS\) for constant \(VGS\);
- For \(VGS - Vt < UTRA\), IDS is proportional to \(VDS^2\) for constant \(VGS\).

I. LAMBDA and VTO- Parameters Used to Model the Gate-source and Gate-drain Capacitance.

LAMBDA influences both the theoretical and the empirical equations for the capacitances. Both the gate-source and gate-drain capacitances are proportional to LAMBDA.
VTO influences only the empirical equation for these capacitances. A detailed description of the modeling of the gate-drain and gate-source capacitances is given in Section 4E.

J. GAMMA—Parameter Used to Model the Substrate-Bias Effect.

Part of the depletion layer of the channel-substrate junction extends into the channel and reduces the effective channel-thickness TOX. The width of the depletion layer depends on the applied voltage and this makes TOX dependent on the channel-substrate voltage. The substrate-bias effect is modeled by

\[
TOX(VBS) = TOX(1 - GAMMA \sqrt{V_{PB-VBS}}) \tag{3.11}
\]

where VBS is the substrate-source voltage, and TOX(VBS) is the effective channel thickness. In order not to encumber the notation TOX is written for TOX(VBS) throughout this report. A detailed description of the substrate-bias effect is to be found in Section 4C.

K. KF—Temperature Coefficient of PHI.

The temperature dependence of PHI is modeled as follows.

\[
PHI(T) = PHI + KF \times (T - 300) \tag{3.13}
\]

where PHI(T) is the value of PHI at temperature T. In order not to encumber the notation PHI is written for PHI(T) throughout this report.
L. PB—Bulk Junction Potential

This parameter represents the PN junction built-in voltage of the source-substrate and drain-substrate junctions. It is used in the equations for the total drain-substrate and source-substrate capacitances and in the equation that is used to model the substrate-bias effect.

M. CGS and CGD—Source and Drain Overlap Capacitances.

CGS and CGD represent the overlap capacitance per unit gate width. SPICE2 multiplies these values by the gate width and adds to them a variable percentage of the gate-channel capacitance. This percentage depends on the operating region of the transistor. A more complete explanation of the capacitance calculation procedure is contained in Section 4D.

N. CGB—Gate-substrate Overlap Capacitance

CGB represents the overlap capacitance per unit gate length. SPICE2 multiplies this capacitance by the gate length to obtain the total gate-substrate capacitance. The small voltage-dependent term that appears if the transistor enters the cut-off region has been neglected.
0. CBS- Zero-bias Substrate-channel Junction Capacitance.

CBS represents the zero-bias substrate-channel junction capacitance per unit gate area. SPICE2 multiplies this value by the gate area. A variable part of the zero-bias substrate-channel capacitance is added to the zero-bias source-substrate and drain-substrate capacitances (Eq.(3.14)), and is used in the junction capacitance equations (Eq.(3.13)). A detailed description of this component is given in Section 4D.

P. CBD- Zero-Bias Substrate-Source and Substrate-Drain Junction Capacitance.

CBD represents the zero-bias substrate-source and substrate-drain junction capacitances per unit junction area. SPICE2 multiplies these values by the source or drain area as appropriate. CBD is used with the parameters PB and FC in the voltage variable junction capacitance equations indicated below.

\[
CSBJ = \frac{CSBO}{\sqrt{1-VBS/PB}} \quad \text{for } VBS < FC*PB
\]

\[
CSBJ = \frac{CSBO*[(1-1.5*FC)+0.5*VBS/PB]}{(1-FC)^{5}} \quad \text{for } VBS < FC*PB
\]

where \( CSBO \) is given by

\[
CSBO = \alpha*CBS*AG + CBD*AS
\]

(3.13)
where CBS\textsubscript{j} is the junction capacitance, AS is the source junction area, AC is the gate area, CBS is the zero-bias substrate-channel capacitance and alpha is a variable which depends on the operating region of the transistor (see section 4E). Similar equations apply to the drain-substrate junction.

Q. JS- Bulk Junction Reverse Saturation Current.

This parameter represents the coefficient of the diode equation which simulates the IV characteristics of the drain-substrate and source-substrate diodes. SPICE2 multiplies JS by the appropriate drain or source junction area. The diode equation used in the model is given below.

\[ I_{BS} = JS \cdot \left\{ \exp\left(\frac{V_{BS}}{VT}\right) - 1 \right\} \]  

(3.16)

where VT=kT/q is the thermal voltage, and IBS is the current through the source-substrate junction.

R. FC- Forward Bias Non-Ideal Junction Capacitance Coefficient.

This parameter, along with PB, determines the transition between the use of the reverse bias junction capacitance equation and the forward bias diffusion capacitance. The appropriate equations are given in Section N of this chapter.
4. IMPLEMENTATION OF FIRST AND SECOND ORDER EFFECTS IN THE MESFET MODEL

This chapter describes the implementation of the first and second order effects in the model and provides a physical basis for the mathematical formulation of these effects. The description is divided into discussions of (A) space-charge limited currents, (B) capacitive feedback from drain to the channel, (C) substrate bias effects, (D) variable capacitance effects, and (E) temperature effects.

A. Space-charge Limited Currents in the Substrate

Reiser [4] has shown, by means of a two-dimensional computer simulation of the MESFET, that the space-charge limited currents in a MESFET operating in the saturation region are proportional to $V_{DS}$. In the MESFET model implemented in SPICE2 the distinction between saturation region and triode region has not been made for this case. The component $IDS_{R}$ of $IDS$, due to the effect described above, is modelled by (after Ref.[1])

$$
IDS_{R} = \begin{cases} 
UCRIT \times V_{DS} & \text{for } 0 < V_{GS-Vt} \\
UCRIT \left( \frac{V_{GS-Vt-NSS}}{-NSS} \right) \times V_{DS} & \text{for } NSS < V_{GS-Vt} < 0 \\
0 & \text{for } V_{GS-Vt} < NSS
\end{cases} 
$$

(4.1)

In the range $V_{GS-Vt} < 0$, the equation serves to assure continuity of $IDS_{R}$. The component $IDS_{R}$ is neglected if $NSS > 0$. 

-17-
For small values of VGS, there are also space-charge limited currents in the substrate and they show a VDS\(^2\) dependence, as stated by the Mott and Gurney law [5] which is given by

\[ J = \frac{g}{8} \mu \epsilon_0 V_D S / L \]  

(4.2)

where \( \epsilon_0 \) is the dielectric constant of silicon and \( \mu \) is the mobility in the substrate. This equation is valid for an intrinsic substrate and is derived for a one-dimensional structure. De Chambost [6] has investigated the space-charge limited currents in two-dimensional structures as well as those with extrinsic substrates. Substrate doping and bias appeared to be important parameters in suppressing the currents. The space-charge limited currents also depend on VGS, as is shown by Lyon-Caen et al. [1]. In this reference an equation is given for modeling these currents. The equation is used in the model that is implemented in SPICE2 and is given below. IDSL is the component of IDS due to this effect.

\[
\text{IDSL} = \begin{cases} 
W*XJ*\{VDS-LD*(UTRA-(VGS-Vt))\}^2 & \text{for } VGS-Vt < UTRA \\
3*W*XJ*VDS*\left\{\frac{UEXP-(VGS-Vt)}{UEXP-UTRA} - \frac{1}{3}\left(\frac{UEXP-(VGS-Vt)}{UEXP-UTRA}\right)^{3/2}\right\} & \text{for } UTRA < VGS-Vt < UEXP \\
0 & \text{for } UEXP < VGS-Vt 
\end{cases}
\]  

(4.3)

The parameters UCRIT, XJ, LD, NSS, UTRA, and UEXP are weak functions of VBS. These are not implemented in the model.
B. Capacitive Feedback from Drain to Channel

The output conductance, \( g \), of a MESFET operating in the saturation region due to the capacitive coupling of the drain with the channel is given by (see Ref.[7])

\[
g = K_P(V_{GS} - V_t) \tag{4.4}
\]

\( K_P \) is proportional to \( U_0 \) and to the inverse of \( L \). In the model no distinction is made between the saturation region and the triode region for this case, and the equation that is used to model this effect is given below. IDSC is the component of IDS that is due to the capacitive coupling.

\[
\text{IDSC} = \begin{cases} 
  W*K_P(V_{GS} - V_t)*V_D & \text{for } V_t < V_{GS} \\
  0 & \text{for } V_{GS} < V_t
\end{cases} \tag{4.5}
\]

It was found that for low values of \( V_D \) the output conductance of some devices could be better modeled by the following empirical equation:

\[
g = K_P(V_{GS} - V_t - NSS) \tag{4.6}
\]

where \( NSS > 0 \). A constant output conductance due to space-charge limited currents, as described in Section 4A, is not found in these devices (in fact a negative constant output conductance, \( U_{CRIT} \), are found if Eq.(4.1) and Eq.(4.5) is used in the calculation).
Specifying a value of NSS that is not negative will result in the use of the empirical equation which is implemented by

\[
\text{IDS}_R = \begin{cases} 
W*K_P*(V_{GS}-V_{t}-\text{NSS})*V_{DS} & \text{for } 2\text{NSS} < V_{GS}-V_{t} \\
0.25*W*K_P*(V_{GS}-V_{t})^2*V_{DS}/\text{NSS} & \text{for } 0 < V_{GS}-V_{t} < 2\text{NSS} \\
0 & \text{for } V_{GS}-V_{t} < 0 
\end{cases}
\]

where IDSR is the component of IDS that arises from the output conductance for low values of VDS (IDSCR=IDSC+IDSR).

C. Substrate Bias Effects

Part of the channel-substrate depletion layer extends into the channel and decreases the effective channel thickness. This part is proportional to the square root of PB-VBS. Therefore the substrate bias effect is modeled by the following equation.

\[
\text{TOX} = \text{TOX}*(1- \text{GAMMA}*\sqrt{PB-VBS})
\]

SPICE2 changes TOX according to the above equation and therefore the value of TOX that is used as an input parameter for the model may not already include this effect.

The substrate bias also influences the parameters UCRIT, XJ, LD, NSS, and UEXP, but this effect is not implemented in the model.
D. Variable Capacitance Effects

The gate-source, gate-drain, substrate-source, and substrate-drain capacitances are dependent on the operating region of the transistor. The variable part, CGS', of the gate-source capacitance and the variable part, CGD', of the gate-drain capacitance, will be discussed first. Subsequently, the variable part, CSB', of the substrate-source capacitance and the variable part, CDB', of the substrate-drain capacitance are discussed.

1. Gate-source and gate-drain capacitances

Assuming a constant impurity concentration in the channel and by using the abrupt depletion approximation and the gradual channel approximation, equations for CGS' and CGD' can be derived.

\[
CGS' = \frac{3*\epsilon_s*}{TOX} \left[ \frac{(1-F_s^2)*(-3*F_d-F_s+4*F_d^2+4*F_s^2-2*F_d*F_s^2)}{3*(F_d^2+F_s^2)-2*(F_d+F_s)*F_d*F_s} \right] 
\]

\[
CGD' = \frac{3*\epsilon_s*}{TOX} \left[ \frac{(1-F_d^2)*(-3*F_s-F_d+4*F_s^2+4*F_d^2-2*F_s*F_d^2)}{3*(F_d^2+F_s^2)-2*(F_d+F_s)*F_d*F_s} \right] 
\]

where \(F_s\) and \(F_d\) are given by Eqs.(3.3-3.4).

Reasonable approximations of these complicated equations are as follows:

1. CGS' is independent of \(VDS\). (This is completely true for \(VGD < Vt\).)
ii. CGD' is a linear function of Fd that is given by

\[
CGD' = \begin{cases} 
CGS' & \text{for } Fd = Fs \\
0 & \text{for } Fd = 0 
\end{cases} 
\]  \hspace{1cm} (4.11)

Equations (4.9-4.10) then take the forms

\[
CGS' = \frac{3*\varepsilon_s}{TOX} \frac{(1+Fs^2)}{(1+2*Fs^2)^2} 
\]  \hspace{1cm} (4.12)

\[
CGD' = CGS'* \left( \frac{1-Fd}{1-Fs} \right) 
\]  \hspace{1cm} (4.13)

Equation (4.12) is plotted in Fig.4.1 (curve 1). A measured curve is also shown in this figure (curve 2, from Ref.[1]).

Figure 4.1: CGS' as a function of Fs. 1: Calculated. 2: Measured. (After Ref.[1])
From this figure it can be concluded that the capacitance does not abruptly change to zero at $F_s=0$. The depletion approximation does not seem to be valid in this case.

The measured curve can be suitable matched by an equation of the form

$$CGS' = \frac{\lambda \varepsilon \epsilon \cdot (V_{TO} - F_s)^2}{\frac{LAMBDATOX}{}}$$

(4.14)

where $LAMBDAT=0.54$ and $V_{TO}=1.8$. In this case $F_s$ is permitted to have a value larger than one.

The empirical model for the gate-source capacitance uses Eq.(4.14), while the theoretical model uses Eq.(4.12) in which $LAMBDAT$ is substituted for the factor $3$. The total gate-source and gate-drain capacitances are given by the sum of the overlap capacitance and the variable part.

2. Substrate-source and substrate-drain capacitances

The channel-substrate junction capacitance, $CBC$, can be written as

$$CBC = \frac{0.7 \cdot CBS \cdot W \cdot L}{V_T - V_{BS}/P}$$

(4.15)

If the device is in the saturation region, this capacitance can be modeled by a gate-source capacitance of $\frac{3}{2} CBC$. In the model no distinction between saturation and triode regions has been made. The equation for $CSB'$ due to this effect is then as follows.
Empirical model:

\[ CSB' = \frac{2}{3} \text{CBC} \quad \text{for all } VGS \]  \hspace{1cm} (4.16)

Theoretical model:

\[ CSB' = \begin{cases} \frac{2}{3} \text{CBC} & \text{for } Vt < VGS \\ 0 & \text{for } VGS < Vt \end{cases} \]  \hspace{1cm} (4.17)

In both models, CBD' is modeled in the same way as CGD', and is given by

\[ CDB' = \frac{1}{3} CSB' \left( \frac{1-Fd}{1-Fs} \right) \]  \hspace{1cm} (4.18)

The total substrate-source or substrate-drain capacitance is the sum of the substrate-source or substrate-drain junction capacitance and part of the substrate-channel capacitance.

E. Temperature Effects

1. DIODE model

No changes have been made. The temperature dependence can be simulated in the usual manner by specifying PT and EG (see Ref.[8]).

2. Negative level MOSFET model

The temperature dependence of the parameters is as follows.

\[ \text{PHI}(T) = \text{PHI} + KF^*(T-300) \]  \hspace{1cm} (4.19)
\[ UO(T) = UO \times \frac{300}{T} \]

In order not to encumber the notation, PHI and UO are written for PHI(T) and UO(T) throughout this report.

JS
PB
CBD
CBS

No changes have been made in the temperature dependence of these parameters. For their temperature dependence the reader is referred to Ref.[8].
As an example of the use of the model, the circuit shown in Fig. 5.1 has been simulated.

Figure 5.1: Circuit used in the simulation.

The IV characteristics of the device used in the simulation are shown on page 27 and page 28. A simulation of the DC transfer function is given in Section 5B, and a simulation of the transient response is given in Section 5C. The job control
DC OPERATING TEST

DC TRANSFER CURVES

TEMPERATURE = 27,000 DEG C

LEGEND:

I: [VNS]
O: [VNO]
V: [VNI]
•: [VIN2]
#: [VIN3]

VDD I(VNS)

<table>
<thead>
<tr>
<th>VDO</th>
<th>1000E-05</th>
<th>2000E-05</th>
<th>3000E-05</th>
<th>4000E-05</th>
</tr>
</thead>
<tbody>
<tr>
<td>5.00E-02</td>
<td>1.940E-11</td>
<td>2.123E-11</td>
<td>2.305E-11</td>
<td>2.486E-11</td>
</tr>
<tr>
<td>1.00E-01</td>
<td>2.671E-11</td>
<td>2.853E-11</td>
<td>3.035E-11</td>
<td>3.216E-11</td>
</tr>
<tr>
<td>1.50E-01</td>
<td>3.000E-10</td>
<td>3.133E-10</td>
<td>3.266E-10</td>
<td>3.399E-10</td>
</tr>
<tr>
<td>2.00E-01</td>
<td>3.409E-09</td>
<td>3.542E-09</td>
<td>3.675E-09</td>
<td>3.808E-09</td>
</tr>
<tr>
<td>2.50E-01</td>
<td>3.000E-08</td>
<td>3.133E-08</td>
<td>3.266E-08</td>
<td>3.399E-08</td>
</tr>
<tr>
<td>3.00E-01</td>
<td>2.256E-07</td>
<td>2.389E-07</td>
<td>2.522E-07</td>
<td>2.655E-07</td>
</tr>
<tr>
<td>3.50E-01</td>
<td>1.749E-06</td>
<td>1.882E-06</td>
<td>2.015E-06</td>
<td>2.148E-06</td>
</tr>
<tr>
<td>4.00E-01</td>
<td>1.372E-05</td>
<td>1.505E-05</td>
<td>1.638E-05</td>
<td>1.771E-05</td>
</tr>
<tr>
<td>4.50E-01</td>
<td>1.094E-04</td>
<td>1.227E-04</td>
<td>1.360E-04</td>
<td>1.493E-04</td>
</tr>
<tr>
<td>5.00E-01</td>
<td>9.281E-04</td>
<td>1.061E-03</td>
<td>1.194E-03</td>
<td>1.327E-03</td>
</tr>
<tr>
<td>5.50E-01</td>
<td>7.771E-04</td>
<td>9.103E-04</td>
<td>1.043E-03</td>
<td>1.176E-03</td>
</tr>
<tr>
<td>6.00E-01</td>
<td>6.421E-04</td>
<td>7.753E-04</td>
<td>9.085E-04</td>
<td>1.041E-03</td>
</tr>
<tr>
<td>7.00E-01</td>
<td>4.204E-04</td>
<td>5.536E-04</td>
<td>6.867E-04</td>
<td>8.198E-04</td>
</tr>
<tr>
<td>7.50E-01</td>
<td>3.268E-04</td>
<td>4.600E-04</td>
<td>5.932E-04</td>
<td>7.264E-04</td>
</tr>
<tr>
<td>8.00E-01</td>
<td>2.422E-04</td>
<td>3.754E-04</td>
<td>5.087E-04</td>
<td>6.420E-04</td>
</tr>
<tr>
<td>8.50E-01</td>
<td>1.676E-04</td>
<td>2.009E-04</td>
<td>3.344E-04</td>
<td>4.680E-04</td>
</tr>
<tr>
<td>9.00E-01</td>
<td>1.032E-04</td>
<td>1.365E-04</td>
<td>2.699E-04</td>
<td>3.932E-04</td>
</tr>
</tbody>
</table>
cards naturally depend on the computer system used, but for clarity an example is given in Section 5A.

A. Job Control Cards

An example of the job control cards is given below.

D7621,0,40,60000,50.CEES HARTGRING
%rPW=MESFET
ROUTE,USERB
ATTACH,SPICE,ID=2307
RFL,40000
FLG0,SPICE

B. DC Transfer Function

The input deck is shown below. The output is shown on page 30.

dc transfer function
.op
.dc vin 0 2 .05
.plot dc v(4)
vin 1 0
vdd 10 0 2
vss 0 11 1
d1 1 2 diod1
d2 2 3 diod1
d3 4 5 diod1
d4 5 6 diod1
d5 7 8 diod1
d6 8 9 diod1
d7 9 0 diod1
x1 3 11 11 11 mesfl
x2 4 3 0 11 mesf3
x3 10 4 4 11 mesf3
x4 6 11 11 11 mesfl
x5 7 6 0 11 mesf3
x6 10 7 7 11 mesf3
.subckt mesf3 6 5 7 8
rs 3 7 400
rg 2 5 3
rd 1 6 400
**DC Transfer Function**

**Temperature = 27,000 Deg C**

<table>
<thead>
<tr>
<th>Model</th>
<th>VGS</th>
<th>VDS</th>
<th>VBS</th>
<th>VTN</th>
</tr>
</thead>
<tbody>
<tr>
<td>I0</td>
<td>-0.029</td>
<td>1.245</td>
<td>9E-01</td>
<td>-0.397</td>
</tr>
<tr>
<td>VBS</td>
<td>-0.029</td>
<td>-1.000</td>
<td>-2.491</td>
<td>-0.353</td>
</tr>
</tbody>
</table>

**Temperature Curve**

- OC TRANSFER FUNCTION

- OC TRANSFER CURVES

- TEMP = 27,000 Deg C

- V(4) vs VIN

- V(4) vs V(4)
C. Transient Response

Two runs have been made.

In the first run LEVEL=-1 and LAMBDA=0.54 is used (empirical model). The input deck for this run is shown below and the output is shown on page 32.

In the second run LEVEL=-2 and LAMBDA=3 is used (theoretical model). The input deck is the same as in the first run, except for the parameters LEVEL and LAMBDA. The output is shown on page 33.

transient response
.op
.tran .1n 4n
.plot tran v(4) v(1) v(7)
.plot tran v(3)
.vin 1 0 pulse( .164 1.48 0 .1n .1n 1.5n 5n)
vdd 10 0 2
vss 0 11 1
c1 9 0 50f
TRANSIENT RESPONSE

TRANSIENT ANALYSIS

TEMPERATURE = 27.000 DEG C

LEGEND:

1. V(1)
2. V(4)
3. V(7)

TIME V(4)

0. 1.00E-10 1.00E-10 5.00E-10 1.00E+00 1.50E+00 2.00E+00

V(4)

LEVEL=1 and LAMBDA=0.54
%r

---

```
d1 1 2 diod1
d2 2 3 diod1
d3 4 5 diod1
d4 5 6 diod1
d5 7 8 diod1
d6 8 9 diod1
d7 9 0 diod1
x1 3 11 11 11 mesf1
x2 4 3 11 11 mesf3
x3 10 4 4 11 mesf3
x4 6 11 11 11 mesf1
x5 7 6 0 11 mesf3
x6 10 7 7 11 mesf3
.subckt mesf3 6 5 7 8
   rs 3 7 400
   rg 2 5 3
   rd 1 6 400
   rb 4 8 5k
   dd 2 1 diode 3
   ds 2 3 diode 3
.ml 1 2 3 4 mesf w=15u l=lu as=200p ad=200p
.ends mesf3
.subckt mesf1 6 5 7 8
   rs 3 7 1250
   rg 2 5 1
   rd 1 6 1250
   rb 4 8 10k
   dd 2 1 diode
   ds 2 3 diode
.ml 1 2 3 4 mesf w=5u l=lu as=100p ad=100p
.ends mesf1
.model diode d(is=1p n=1.1 eg=.72 pt=2 )
.model diod1 d(is=2p n=1.1 eg=.72 pt=2 cjo=3.5f pb=.6 rs=1500 )
.model mesf nmos (phi=.56 kp=5 tox=2.14e-7 nfs=3e16 ld=4.5 uo=650 + ucrit=.33 uexp=.32 utra=-.03 nss=-.03 xj=.2 level=-1 + lambda=.54 )
.options acct reltol=.01 abstol=50n vntol=100u
.end
%r
```
APPENDIX A. SUMMARY OF EQUATIONS

This summary of equations contains all the equations that have been added to the MOSFET model. It is divided into (A1) temperature dependence, (A2) Substrate bias effect, (A3) the drain-to-source current $IDS$, and (A4) capacitances.

A1. Temperature Dependence

$$\phi(T) = \phi + K_T(T-300)$$
$$U_0(T) = U_0*300/T$$

A2. Substrate Bias Effect

$$TOX(VBS) = TOX*(1-\gamma*V_{PB-VBS})$$

A3. Drain-to-source Current $IDS$

$$IDS = IDSS + IDS1 + IDS2$$

where

$$IDSS = 2*\varepsilon_S*U_0*V_P^2*W*[\frac{F_d-F_s-\frac{1}{2}(F_d^{\frac{3}{2}}-F_s^{\frac{3}{2}})}{L}]$$

$$Fs = \begin{cases} 
0 & \text{for } \phi < V_GS \\
\frac{\phi-V_GS}{V_P} & \text{for } V_t < V_GS < \phi \\
1 & \text{for } V_GS < V_t 
\end{cases}$$
\[ F_d = \begin{cases} 0 & \text{for } \Phi < V GD \\
\frac{\Phi - V GD}{V_p} & \text{for } V_t < V GD < \Phi \\
1 & \text{for } V GD < V_t \end{cases} \]

\[ V_p \]

\[ 1 \]

\[ \text{for } V GD < V_t \]

\[ w* x_j* \left[ V_d s - \text{LD* (UTRA-VGS)} \right]^2 \]

\[ \text{for } V GS-V_t < \text{UTRA} \]

\[ \text{IDS}_1 = \begin{cases} 3* w* x_j* V_d s^2 * \left[ \frac{U E X P-(V GS-V_t)}{U E X P-\text{UTRA}} \right] - \frac{1}{3} \left( \frac{U E X P-(V GS-V_t)}{U E X P-\text{UTRA}} \right)^{3/2} & \text{for } \text{UTRA} < V GS-V_t < U E X P \\
0 & \text{for } U E X P < V GS-V_t \end{cases} \]

\[ \text{if } \text{NSS} < 0 \]

\[ \begin{cases} 0 & \text{for } V GS-V_t < \text{NSS} \\
\text{IDS}_2 = \begin{cases} \text{UCRIT}* w* \left( \frac{V GS-V_t-\text{NSS}}{-\text{NSS}} \right) * V_d s & \text{for } \text{NSS} < V GS-V_t < 0 \\
w*[\text{UCRIT}+K P*(V GS-V_t)]* V_d s & \text{for } 0 < V GS-V_t \end{cases} \]

\[ \text{if } \text{NSS} > 0 \]

\[ \begin{cases} 0 & \text{for } V GS-V_t < 0 \\
\text{IDS}_2 = \begin{cases} 0.25*K P*w*(V GS-V_t)^2* V_d s/\text{NSS} & \text{for } 0 < V GS-V_t < 2\text{NSS} \\
K P*w*(V GS-V_t-\text{NSS})* V_d s & \text{for } 2\text{NSS} < V GS-V_t \end{cases} \end{cases} \]
A4. Capacitances

\[ CGS_{\text{tot}} = CGS^*W + CGS' \]
\[ CGD_{\text{tot}} = CGD^*W + CGD' \]
\[ CGB_{\text{tot}} = CGB^*L \]
\[ CDB_{\text{tot}} = \frac{\sqrt{1-VBS/PB} \cdot \sqrt{1-VBS/PB}}{\lambda_0} + CDB' \]
\[ CSB_{\text{tot}} = \frac{\sqrt{1-VBS/PB} \cdot \sqrt{1-VBS/PB}}{\lambda_0} + CSB' \]
\[ CGD' = CGS' \frac{(1-F_d)}{(1-F_s)} \]
\[ CDB' = CSB' \frac{(1-F_d)}{(1-F_s)} \]

Theoretical model:

\[ CGS' = \frac{\Lambda \cdot \rho_s \cdot \left(1 + \frac{Fs}{1+Fs}\right)}{\lambda_0 \cdot \left(1+2*Fs\right)} \]
\[ CSB' = \begin{cases} 
\frac{0.7 \cdot CBS \cdot W \cdot L}{\sqrt{1-VBS/PB}} & \text{for } V_t < V_GS \\
0 & \text{for } V_GS < V_t 
\end{cases} \]

Empirical model:

\[ CGS' = \frac{\Lambda \cdot \rho_s \cdot (V_{TO} - Fs)^2}{\lambda_0} \quad \text{Fs can have a value larger than one.} \]
\[ CSB' = \frac{0.7 \cdot CBS \cdot W \cdot L}{\sqrt{1-VBS/PB}} \]
APPENDIX B. MODIFYING DECK

The listing of the program that is used to modify SPICE, version 2E2, is printed below.

D7621,0,77,10000,400.CEES
%rPW=MESFET
SET,R1=1,R2=2
COMMON,OPL$1,SC,FA
IFNERR,THEN,GOTO,GOTOPL
COMMON,OPL$1,WR,FA
ATTACH,OLDPL,SPICEPL,ID=4275,CY=1,PW=READ
COPY,I=OLDPL(R,UNLOAD),O=OPL$1(R,UNLOAD),LVL=EOI,END=EOF,B,DETAIL
COMMON,OPL$1,SC,FA
GOTOPL::GOTOPL:
COMMON,OPL$2,WR,FA
IFERR,THEN,STOP
REQUEST,MODLST,PR
REQUEST,FTNLST,PR
REQUEST,LIBLST,PR
REQUEST,LDRLST,PR
COMMON,MODNPL,WR,FA
RFL,40000
COPY,I=INPUT,O=NEWDK(RA),LVL=EOF
X,MODIFY,SP=0,P=OPL$1,L=MODLST,C=FTNTXT,N=MODNPL
COMMON,FTNBIN,WR,FA
RFL,54000
RUNW,,,,FTNTXT,FTNLST,FTNBIN
RFL,21000
X,LIBEDIT(P=OPL$1,N=OPL$2,L=LIBLST,B=0)
REWIND,OPL$2
X,CTR,OPL$2,SPBIN,Q,NR,Z=ANY/OVERLAY-FOURAN
COMMON,SPICE,WR,FA
RFL,64000
CLDR,I=SPBIN,L=LDRLST,NOGO
%r
MESFET

SUBROUTINE MESFET(VDS,VBS,VGS)

C THIS SUBROUTINE CALCULATES THE DC DRAIN CURRENT AND ITS DERIVIATES
C
*CALL MOSARG
IF (VBS.GT.0.0) GO TO 5
C
C TAHPPLA=PB
C SCATT=VP_0
C RAT= TOX_NEW / TOX_0
C BETA2= PROPORTIONALITY CONSTANT SHOCKLEY EQUATION
C BION= VP_NEW

-38-
C VON = VT_NEW
C UTHSUB = NSS
C ALPHAF = KP
C VBP = UCRIT
C AHPLA = LD
C
HELP = SQRT(TAHPHA - VBS)
GO TO 10

5 HELP = SQRT(TAHPHA)
HELP = HELP - VBS / (HELP + HELP)
HELP = AXA1(0.0, HELP)

10 RAT = 1.0 - GAMMA * HELP
COX = RAT
BETA2 = BETA1 * RAT ** 3
BION = SCATT * RAT * RAT
VON = PHI - BION
UTHTRAN = UTRNA + VON
UXXP = UXEP + VON
UTHPN = UTHSUB + VON
ETAS = (PHI - VGS) / BION
ETAD = (PHI - VGS + VDS) / BION
IF (ETAS.LE.0.0) ETAS = 0.0
IF (ETAD.LE.0.0) ETAD = 0.0
IF (ETAD.GE.1.0) ETAD = 1.0
VGST = VGS - VON
VDSAT = VGST
IF (VDSAT.LE.0.0) VDSAT = 0.0
GDS = 0.0
GM = 0.0
GMBS = 0.0
CDRAIN = 0.0

C OUTPUT CONDUCTANCE COMPONENT FOR LOW VDS (IDS2)
C
IF (UTHN.GE.VON) GO TO 20
IF (VGS.LE.UTHN) GO TO 30
IF (VGST.GE.0.0) GO TO 18
VGSQ = VGS - UTHN
VTQ = VON - UTHN
GDS2 = VBP / VTQ
GM = GDS2 * VDS
GDS = GDS2 * VGSQ
CDRAIN = GDS * VDS
GMBS = BION * GAMMA * GDS * VDS / (VTQ * HELP * RAT)
GO TO 30

18 GM = ALPHAF * VDS
GDS = VBP + ALPHAF * VGST
CDRAIN = GDS * VDS
GMBS = GM * BION * GAMMA / (HELP * RAT)
GO TO 30

20 IF (VGST.LE.0.0) GO TO 30
XUS = 2 * UTHN - VON
IF (VGS.LT.XUS) GO TO 25
GM = ALPHAF * VDS
GDS = ALPHAF * (VGS - UTHN)
CDRAIN = GDS * VDS
GO TO 30

25 UTHQ = UTHN - VON
UTHV = VGST / UTHQ
GM = .5 * ALPHAF * UTHV * VDS
GDS = .25 * ALPHAF * UTHV * VGST
GBS = ALPHAF * VDS * UTHV * (.5 - .25 * UTHV) * GAMMA * BION / (HELP * RAT)
CDRAIN = GDS * VDS

SUBSTRATE LEAKAGE COMPONENT (IDS1)

30 IF (XJ.LE.0.0.OR.VGS.GE.UEXP) GO TO 60
IF (VGS.C-T.UTRAN) GO TO 40
GREET = VDS + AHPLA2 * (VCS - UTRAN)
IF (GREET.LE.0.0) GREET = 0.0
GDS1 = 2.0 * XJ * GREET
GDS = GDS + GDS1
GM = GM + GDS1
CDRAIN = CDRAIN + XJ * GREET * GREET
GO TO 60

40 VLG = UEXP - VGS
VLQ = UEXP - UTRAN
IF (UEXP.LE.UTRA) WRITE(6,42)
42 FORMAT(5X,'ERROR: UEXP IS LESS THAN UTRA')
GRA1 = VLG / VLQ
GRA2 = GRA1 - 2.0 * GRA1 * SQRT(GRA1) / 3.0
GRA3 = 3.0 * XJ * VDS / VDS
GDS = GDS + 6.0 * XJ * VDS * GRA2
GM = GM + GRA3 * (SQRT(GRA1) - 1.0) / VLQ
CDRAIN = CDRAIN + GRA2 * GRA3

CALCULATE THE SHOCKLEY COMPONENT

60 IF (VGST.LE.0.0) GO TO 100
CDRAIN1 = BETA2 * (ETAD - ETAS - 2.0 * (ETAD * SQRT(ETAD) - ETAS * SQRT(ETAS))) / 3.0
CDRAIN = CDRAIN + CDRAIN1
GM = GM + 2.0 * BETA2 * (SQRT(ETAS) - ETAS)
GMB = GMB + 1.5 * CDRAIN1 * GAMMA / (HELP * RAT)
GDS = GDS + 2.0 * BETA2 * (SQRT(ETAD) - ETAD)
100 RETURN

%r
MESCAP
SUBROUTINE MESCAP(VGSO, VGDO, VGBO, VGS1, VGD1, VGB1, COVLGS, COVLGD, 1
COVLGB, CGSO, CGDO, CGBO, CGS1, CGD1, CGB1)
C
C THIS SUBROUTINE CALCULATES THE CAPACITANCES CGD AND CGS
C
C CALL MOSARG
C
C BETA0 = EPSILON / TOX_0
C COX = TOX_NEW / TOX_0
C SCATT = VP_0

-40-
XLAMDA  =  LAMDA
TAHPLA  =  PB
UFB    =  (1-Fd)/(1-Fs)

CGB1  =  COVLGE
CGBO  =  COVLGB
TRUT  =  XLAMDA*BETA0
TRUTN =  TRUT/COX

IF (LEV.LT.-1) GO TO 110

EMPIRICAL MODEL (LEVEL=-1)

XSUG  =  BETA-ETAS
IF (XSUG.GT.0.0) GO TO 10

CGS1  =  COVLGS
CGD1  =  COVLGD
GO TO 20

10 CCS  =  TRUTN*XSUG*XSUG
CGS1  =  CGS+COVLGS
CGD1  =  UFB*CGS+COVLGD
GO TO 20

VBS  =  VGS0-VGBO
IF (VBS.GT.0.0) GO TO 70

HELP0  =  SQRT(TAHPLA-VBS)
GO TO 80

70 HELP0  =  SQRT(TAHPLA)
HELP0  =  HELP0-VBS/(HELP0+HELP0)
HELP0  =  AMAX1(0.0,HELP0)

80 FLUTO = 1.0-GAMMA*HELP0
BION1 =  SCATT*FLUTO*FLUTO
TRUTN =  TRUT/FLUTO
V0N1 =  PHI-BION1
ETAS1 =  (PHI-VGS0)/BION1
ETAD1 =  (PHI-VGDO)/BION1
IF (ETAS1.LE.0.0) ETAS1=0.0
IF (ETAD1.LE.0.0) ETAD1=0.0
IF (ETAD1.GE.1.0) ETAD1=1.0
XSUG1 =  BETA-ETAS1
IF (XSUG1.GT.0.0) GO TO 30

CGS0  =  COVLGS
CGD0  =  COVLGD
GO TO 100

30 IF (ETAS1.LT.1.0) GO TO 35
UFBI  =  0.0
GO TO 4C

35 UFBI  =  (1.0-ETAD1)/(1.0-ETAS1+1.0E-7)

THEORETICAL MODEL (LEVEL=-2)

110 INDEX  =  1
UFB3  =  UFB
ETAS3  =  ETAS
120 IF (ETAS3.LE.1.0) GO TO 130
CGS=COVLGS
CGD=COVLGD
GO TO 180
130 SQETAS3=SQRT(ETAS3)
XTEL=1.0+2.*SQETAS3
CGS=TRUTN*(1.0+SQETAS3)/(XTEL*XTEL)
CGD=UFB3*CGS+COVLGD
CGS=CGS+COVLGS
180 GO TO (200,250),INDEX
200 INDEX=2
CGS1=CGS
CGD1=CGD
VBS=VGS0-VGB0
IF (VBS.GT.0.0) GO TO 220
HELP0=SQRT(TAHPLA-VBS)
GO TO 230
220 HELP0=SQRT(TAHPLA)
HELP0=HELP0-VBS/(HELP0+HELP0)
HELP0=AMAX1(0.0,HELP0)
230 FLUTO=1.0-GAMMA*HELP0
TRUTN=TRUT/FLUTO
BION1=SCATT*FLUTO*FLUTO
ETAS3=(PHI-VGS0)/BION1
ETAD3=(PHI-VGDO)/BION1
IF (ETAD3.LE.0.0) ETAD3=0.0
IF (ETAS3.LE.0.0) ETAS3=0.0
IF (ETAD3.GE.1.0) ETAD3=1.0
IF (ETAS3.LT.1.0) GO TO 240
ETAS3=1.0
UFB3=0.0
GO TO 120
240 UFB3=(1.0-ETAD3)/(1.0-ETAS3+1.0E-7)
GO TO 120
250 CGSO=CGS
CGDO=CGD
100 RETURN
END
%r17
*CREATE NEWDK
*IDENT 06MES01
*EDIT MESFET
*EDIT MESCAP
*EDIT MOSFET
*DECK MOSFET
*MOSFET.45
LEV=VALUE(LOCM+36)
IF (LEV.LT.1) GO TO 16
*E BMOS.29
GO TO 18
C
C MESFET MODEL PARAMETERS
C
16 TOX=VALUE(LOCM+13)
XW=VALUE(LOCV+2)
XL=VALUE(LOCV+1)
DEVMOD=VALUE(LOCV+8)
VINIT=VALUE(LOCM+33)
CSAT=VALUE(LOCM+15)
AD=VALUE(LOCV+3)
AS=VALUE(LOCV+4)
CDSAT=CSAT*AD
CSSAT=CSAT*AS
GDPR=VALUE(LOCM+6)
GSPR=VALUE(LOCM+7)
COVLGS=VALUE(LOCM+8)*XW
COVLGD=VALUE(LOCM+9)*XW
COVLGB=VALUE(LOCM+10)*XL
BETA=VALUE(LOCM+1)
ALPHAF=VALUE(LOCM+2)*XW
GAMMA=VALUE(LOCM+3)
PHI=VALUE(LOCM+4)
XLAMDA=VALUE(LOCM+5)
TAHPLA=VALUE(LOCM+14)
XNFS=VALUE(LOCM+18)
AHPLA2=VALUE(LOCM+20)
VALPHA=VALUE(LOCM+23)
VBPr=VALUE(LOCM+24)*XW
UTHSUB=VALUE(LOCM+17)
UEXP=VALUE(LOCM+25)
UTRA=VALUE(LOCM+26)
XJ=VALUE(LOCM+19)*XW
BETA0=VALUE(LOCM+39)*XW*XL
SCATT=VALUE(LOCM+38)
BETA1=VALUE(LOCM+40)*XW/XL
VTO=PHI-0.3*SCATT
AION=VALUE(LOCM+12)*XW*XL
COX=1.0
CDI=ALPHAF*XL*XL/VALPHA

*D MOSFET.245
CZBS=VALUE(LOCM+11)*AS
IF (LEV.GT.0) GO TO 507
IF (LEV.GT.-2) GO TO 503
IF (ETAS.GE.1.0) AION=0.0
503 IF (ETAS.LT.1.0) GO TO 505
505 UFB=0.7*(1.0-ETAD)/(1.0-ETAS+1.0E-7)
506 CZBS=CZBS+0.7*AION
CZBD=CZBD+AION*UFB
507 CONTINUE

*D 03JAN78.6
MOP=LEV+1
 IF (MOP.LE.1) MOP=1
 GO TO (448,405,410,445), MOP

*I EBMOS.37
448 CALL MESFET(VDS,VBS,VGS)
 GO TO 460

*D 03JAN78.12
MOP=LEV+1
IF (MOP.LE.1) MOP=1
GO TO (458,452,453,455), MOP
*I 03JAN78.17
GO TO 460
458 CALL MESFET(-VDS,VBD,VGD)
*I AUG0576.14
IF (LEV.LT.1) GO TO 812
*D MOSFET.330
810 CONTINUE
*I MOSFET.335
812 CALL MESCAP(VGS1,VGD1,VGB1,VGS,VGD,VGB,COVLGS,COVLGD,COVLGB, 1
CGS1,CGD1,CGB1,CGS,CGD,CGB)
GO TO 816
*D EBMOS.47
813 IF (LEV.LT.1) GO TO 814
CALL MOSCAP(VGD1,VGS1,VGB1,VGD,VGS,VGB,COVLGD,COVLGS,COVLGB,
*I EBMOS.48
GO TO 816
814 CALL MESCAP(VGD1,VGS1,VGB1,VGD,VGS,VGB,COVLGD,COVLGS,COVLGB,
CGD1,CGS1,CGB1,CGD,CGS,CGB)
*EDIT MODCHK
*DECK MODCHK
*D METERS.1,03JAN78.16
  1 1.8, 4.0, 0.07, 0.6, 0.54, 2*0.0, 3*1.5E-10, 2*3.0E-5, 1.4E-7,
  1 0.6, 1.0E-4, 0.0, -0.05, 4.0E16, 0.0, 13.0, 0.0, 1.0, 650.0,
  2 0.2, 0.35, -0.05, -1.6E-3, 1.0, 0.5, 0.5,
*I 03JAN78.26
IF (LEV.LT.1) GO TO 25
*I MODCHK.133
IF (ID.LT.4) GO TO 54
LEV=VALUE(LOCV+30)
IF (LEV.GT.0) GO TO 54
DO 53 I=1,NOPAR
  IF (VALUE(LOCV+I).EQ.0.0) GO TO 52
  IF (IKF(I).LT.0.0) GO TO 53
  IF (VALUE(LOCV+I).LT.0.0) GO TO 52
  GO TO 53
52 VALUE(LOCV+I)=DEFVAL(LOCM+I)
53 CONTINUE
GO TO 72
54 CONTINUE
*I MODCHK.143
72 CONTINUE
*I 10APR78.1
DIMENSION IMF(30), IK(30)
*I 03JAN78.19
  DATA IMF / 1 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,
  2 -1/ 1 1,2,1,1,1,0,0,2,2,2,2,2,2,1,2,0,1,2,1,0,0,1,2,1,1,2,1,1,1 / *D 12APR78.5,23JAN77.3
*I MODCHK.39
  2 6HCOS ,6HCGD ,6HCGB ,6HCBD ,6HCBS ,6HTOX ,6HPB
*I 16APR78.12
-44-
98 CONTINUE
* I MODCHK.342
  LEV=VALUE(LOCV+36)
  IF (LEV.GT.0) GO TO 474
C
C PROCESS MESFET MODEL PARAMETERS
C
TOX=VALUE(LOCV+13)
VPINCH=5.E5*CHARGE*VALUE(LOCV+18)*TOX*TOX/EPSSIL
TOX=EPSSIL/TOX
VALUE(LOCV+39)=TOX
VALUE(LOCV+40)=2.0E-4*TOX*VPINCH*VPINCH*VALUE(LOCV+23)
VALUE(LOCV+38)=VPINCH
GO TO 477

474 CONTINUE
* D METERS.10,METERS.12
* D METERS.14,METERS.16
* D MODCHK.344
  477 PB=VALUE(LOCV+14)
* I 03JAN78.66
  IF (LEV.LT.1) GO TO 480
  * I MODCHK.214
    IF (ID.LT.4) GO TO 248
    LOC=LOCN
    LOCV=NODPLC(LOC+1)
    IF (VALUE(LOCV+36).GT.0.3) GO TO 248
    DO 246 ILL=1,30
    ITAB(ILL)=IK(ILL)
  246 CONTINUE
  248 LOC=0
  *EDIT TMPUPD
  *DECK TMPUPD
  *I TMPUPD.144
    LEV=VALUE(LOCV+30)
    IF (LEV.GT.0) GO TO 415
    VALUE(LOCV+23)=VALUE(LOCV+23)/RATIO
    VALUE(LOCV+4)=VALUE(LOCV+4)+DTEMP*VALUE(LOCV+27)
  GO TO 440
  415 CONTINUE
  *I TMPUPD.153
  440 CONTINUE
%r
*FILE MODNPL
*INSERT OPL/ELMNSY,OPL/MESFET
*INSERT OPL/ELMNSY,OPL/MESCAP
*FILE PTNBIN
*INSERT REL/ELMNSY,REL/MESFET
*INSERT REL/ELMNSY,REL/MESCAP
%r
REFERENCES


