A VLSI DESIGN METHODOLOGY USING
A NETWORK OF PLAs EMBEDDED IN
A REGULAR LAYOUT FABRIC

by

Sunil P. Khatri, Robert K. Brayton
and Alberto Sangiovanni-Vincentelli

Memorandum No. UCB/ERL M99/50

10 May 1999
A VLSI DESIGN METHODOLOGY USING
A NETWORK OF PLAs EMBEDDED IN
A REGULAR LAYOUT FABRIC

by

Sunil P. Khatri, Robert K. Brayton and Alberto Sangiovanni-Vincentelli

Memorandum No. UCB/ERL M99/50

10 May 1999

ELECTRONICS RESEARCH LABORATORY

College of Engineering
University of California, Berkeley
94720
A VLSI Design Methodology using a Network of PLAs embedded in a Regular Layout Fabric

Sunil P. Khatri (linus@ic.eecs.berkeley.edu) *
Robert K. Brayton (brayton@ic.eecs.berkeley.edu) *
Alberto Sangiovanni-Vincentelli (alberto@ic.eecs.berkeley.edu) *

Abstract

We present a VLSI design methodology to address the cross-talk problem, which is becoming increasingly important in Deep Sub-Micron (DSM) IC design. In our approach, we implement the logic netlist in the form of a network of medium sized PLAs. We utilize two regular layout "fabrics" in our methodology, one for areas where PLA logic is implemented, and another for routing regions between such logic blocks. We show that a single PLA implemented in the first fabric style is not only cross-talk immune, but also about 2× smaller and faster than a traditional standard-cell based implementation of the same logic. The second fabric, utilized in the routing region between individual PLAs, is also highly cross-talk immune. Additionally, in this fabric, power and ground signals are essentially “pre-routed” all over the die.

Our synthesis flow involves decomposing the design into a network of PLAs, each of which has a bounded width and height. The number of inputs and outputs of each PLA are flexible as long as the resulting PLA width is bounded. We perform folding of PLAs to achieve better logic density.

We have implemented the entire design flow using public domain software. Our scheme results in a reduction in the cross-talk between signal wires of between one and two orders of magnitude. As a result, for a 0.1µm process, the delay variation due to cross-talk dramatically drops from 2.47:1 to 1.02:1. Additionally, our methodology results in circuits that are extremely fast and dense, with a timing improvement of about 15% and an overall area penalty of 2.4% compared to standard cells. The regular arrangement of metal conductors in our scheme results in low and highly predictable inductive and capacitive parasitics, resulting in highly predictable designs. The crosstalk immunity, high speed, low area overhead and high predictability of our methodology indicate that it is a strong candidate as the preferred design methodology in the DSM era.

1 Introduction

As the minimum feature size of VLSI fabrication processes decreases to deep sub-micron (DSM) levels, several new challenges are being faced. Certain electrical problems like cross-talk, electromigration, self-heat and statistical processing variations are becoming increasingly important. Until recently, IC designers were able to cleanly partition the design task into a logical and a physical one, with no interaction between the two sub-tasks. The increasing importance of the above electrical effects requires that designers consider the interaction between logical and physical design at the same time. This makes the design task more complex and time-consuming.

The cross-talk problem is perhaps the most important effect which jeopardizes the ability of designers to abstract the logical and physical aspects of design. Cross-talk typically occurs between adjacent wires on the same metal layer, when the cross-coupling capacitance between these wires is large enough for them to affect each other’s electrical characteristics. As the minimum feature size of VLSI fabrication processes reaches the 0.1µm range,
Process engineers are forced to increase the height of wires in relationship to their width, in order to keep their sheet resistivity from increasing quadratically. This in turn increases the cross-coupling capacitance between a wire and its neighbors as a fraction of its total capacitance, resulting in cross-talk problems. In particular, cross-talk can cause a significant delay variation in a wire depending on the electrical state of neighboring wires. Also, it can cause the logic value of a wire to be incorrectly interpreted depending on the state of neighboring aggressor wires, resulting in a loss of signal integrity. With the decreasing minimum feature size of VLSI fabrication processes, these problems are becoming increasingly common [1].

In this paper, we present a design flow to alleviate the cross-talk problem. Our scheme is motivated by the fabric concept introduced in [2]. In both these schemes, the cross-talk problem is eliminated by design. This is done by imposing a fixed pattern of wires on the IC die, on all metal layers. In particular, this repeating pattern, henceforth referred to as Dense Wiring Fabric (DWF) is \ldots \text{VSGVS} \ldots$, where $V$ represents a VDD wire, $G$ represents a GND wire, and $S$ represents a signal wire. Wider wires can be implemented by discretely widening wires, in steps of $2 \cdot P$, where $P$ is the wiring pitch. This ensures that adjacent signal wires are always capacitively shielded from each other. Metal wires on any layer run perpendicular to those on layers above and below it. This layout arrangement is shown in Figure 1.

As reported in [2], the use of this fabric has some compelling advantages. First, with this choice of layout fabric, the cross-coupling capacitance between signal wires drops by one to two orders of magnitude, thereby all but eliminating the delay variation and signal integrity problems due to cross-talk$^1$. It was experimentally shown in [2] that the delay variation due to cross-talk drops from 2.47:1 to 1.02:1, if the fabric is utilized. At the same time, the total wire capacitance increases by a mere 5% compared to the traditional routing style. Also, on-chip signal inductance, which is increasingly becoming a concern for high-speed designs, drops by 35% as well, since the current return path for any signal wire is always adjacent to it. The uniformity of inductive and capacitive parasitics which results from the regularity of the DWF is a feature that CAD tools can exploit [3]. Also, by suitably introducing vias whenever VDD or GND wires intersect on adjacent metal layers, a power and ground distribution network of low and highly uniform resistance is created. The DWF also results in tighter tolerances on the inter-layer dielectric thicknesses due to the fact that metal is maximally gridded all over the IC die. This in turn results in a tighter control on inter-layer wiring capacitances. Finally, the DWF enables us to easily generate a low-skew global clocking network due to the low and predictable parasitics. For a detailed quantification of these benefits, the reader is referred to [2].

The main disadvantage of the scheme of [2] was an increased area utilization compared to the standard cell methodology. Over a series of examples, an area increase of about 65% was reported.

This paper introduces a new design flow which retains the best features of the scheme of [2], with an extremely low area penalty, and a significant delay improvement compared to a standard cell implementation. In our scheme, a logic network is implemented as a network of Programmable Logic Arrays (PLAs). The routing area between PLAs utilizes the DWF pattern. We choose a layout implementation of PLAs which is naturally cross-talk immune, and extremely dense. We show that the delay and area of a single PLA are about 50% compared to that of a standard-cell based layout. We introduce algorithms to decompose a logic netlist into a network of PLAs in this design style, such that each of the resulting PLAs has a bounded width and height. The output of the synthesis program is placed using VPR [4], after which global routing is performed on the design using TimberWolfSC-4.0 [5]. Finally detailed routing is performed using YACR [6]. For a series of examples, the area penalty using this

\footnote{Merely removing the VDD and GND wires in the fabric (i.e. routing signal wires at twice minimum pitch) was shown to result in a 3\times reduction in cross-coupling capacitance.}
PLA implementation style is shown to be a mere 2.4% compared to the standard-cell approach. This is in spite of
the fact that the DWF is used in the routing area between PLAs. The DWF is not used in the standard cell approach.
For the same examples, the timing of our approach was on average 15% better than the standard cell approach.

With a network of PLAs, there is a more direct relationship between the cost function being optimized for
during synthesis, and the actual PLA implementation, since there is no intervening technology mapping step. As a
result, multi-level logic synthesis is tightly coupled with logic implementation in our design flow.

PLAs have recently experienced a renewed interest as a logic implementation style for high-performance
designs. The IBM Gigahertz processor [7] utilized PLAs to implement control logic. The stated reasons for this
choice were high speed and the ability to quickly implement and modify the design. We note that the IBM design
did not utilize a network of PLAs as we are proposing; rather, single PLAs were used.

The remainder of this paper is organized as follows. Section 3 describes our design flow, while Section 4
describes our experimental results. Finally, in Section 5, we make concluding comments and discuss further work
that needs to be done in this area.

2 Previous Work

Cross-talk is typically handled in an ad-hoc manner in industry [1], even though CAD-based solutions exist in the
literature. One such class of solutions handles cross-talk after layout is generated, and is exemplified by the work of
[8]. The authors analyze the circuit layout for pairs of wires likely to exhibit cross-talk problems, and then perform
a logical analysis to filter out these pairs based on functionality. Such post-layout approaches are not expected to
scale as cross-talk becomes an increasing problem with shrinking feature sizes of VLSI fabrication processes. The
second and more appealing class of solutions to the cross-talk problem was introduced in [9]. The logic netlist is
analyzed for pairs of nodes that are likely to interact in a way that is visible at the circuit outputs. Such pairs of
nets are passed as constraints to a cross-talk aware channel router [10], which spaces the nets sufficiently apart in
order to avoid cross-talk problems. This method requires the computation of Compatible Output Don't-Cares [11]
and also requires image computation for sequential designs, both of which are computationally expensive tasks.

PLAs have recently experienced a renewed interest as a logic implementation style for high-performance
designs. The IBM Gigahertz processor [7] utilized two-level PLAs to implement control logic. The stated reasons
for this choice were high speed and the ability to quickly implement and modify the design. We note that the IBM
design did not utilize a network of PLAs as we are proposing, rather, single PLAs were used.

3 Our Approach

We based the experimental results in this paper on the "strawman" process technology reported in [2]. This in turn
used [12] and the Sematech process technology predictions [13] to come up with processing parameters for several
upcoming generations. For this paper, we assume a 0.1 μm processing technology, with copper interconnect, and a
low-K dielectric.

In our scheme, we implement the circuit as a network of PLAs. Each PLA is a multi-output structure, laid out
in a crosstalk-immune manner. Each PLA implements its logic functionality with high density and speed, as we
will show Section 3.2. The routing region between PLAs is organized as in [2], giving rise to highly predictable,
crosstalk-immune routes. Metal layers that are not utilized in the layout of the PLA are gridded maximally through-
out the die, using the technique of [2]. This gives rise to a highly efficient power and ground distribution network
throughout the die. When PLAs are placed, local breaks occur in the power and ground gridding structure of Metal1
and Metal2. This condition was simulated, and determined to cause a negligible change in the power and ground
resistance, because the contribution of higher metal layers to the resistance of the power and ground network far
outweighs that of the lower metal layers.

The remainder of this section is organized as follows. Section 3.1 describes the structure of the PLAs used in
our design style, while the results of characterization experiments for individual PLAs are reported in Section 3.2.
In Section 3.3 we discuss the construction of a network of PLAs. Our synthesis algorithm, which decomposes a
design into a network of PLAs, is described in Section 3.4. Finally, Section 3.5 describes the placement and routing
flow we used.

3.1 PLAs in DSM VLSI Design

Consider a PLA consisting of $n$ input variables $x_1, x_2, \ldots, x_n$, and $m$ output variables $y_1, y_2, \ldots, y_m$. Let $k$ be the
number of rows in the PLA. A literal $l_i$ is defined as an input variable or its complement.
Suppose we want to implement a function \( f \) represented as a sum of cubes \( f = c_1 + c_2 + \cdots + c_k \), where each cube \( c_i = l_i^1 \cdot l_i^2 \cdots l_i^n \). We consider PLAs which are of the NOR-NOR form. This means that we actually implement \( f \) as

\[
\overline{f} = \sum_{i=1}^{k} (c_i) = \sum_{i=1}^{k} (\overline{c_i}) = \sum_{i=1}^{k} (l_i^1 + \overline{l_i^2} + \cdots + \overline{l_i^n})
\]

The PLA output \( \overline{f} \) is a logical NOR of a series of expressions, each corresponding to the NOR of the complement of the literals present in the cubes of \( f \). In the PLA, each such expression is implemented by word lines, in what is called the AND plane. Assume that these word lines run horizontally. Literals of the PLA are implemented by vertical-running bit-lines. For each input variable, there are two bit-lines, one for each of its literals. The outputs of the PLA are implemented by output lines, which also run vertically. This portion of the PLA is called the OR plane.

We use a pre-charged NOR-NOR style of PLAs in our design. The schematic view of the PLA core is shown in Figure 2. Several observations can be made from this figure:

- In a pre-charged NOR-NOR PLA, each word-line of the PLA switches from high to low at the end of any computation, if it switches at all. As a result, there is no delay deterioration effect due to crosstalk with neighboring word-lines.
- However, there is a possibility that two “aggressor” word-lines on either side of a “victim” word-line may switch low during the evaluate phase of the clock, while the victim attempts to stay pre-charged. In this situation, it is possible that the switching of the aggressor word-lines will cause the victim word-line to pull low. We simulated this for the relevant sizes of PLAs, and determined that a long channel (i.e. “weak”) static pull-up device suffices to avoid this situation. Hence word lines may be safely routed at minimum pitch.
- In the vertical direction, we shield an input and its complement by a GND wire, which is required by the devices in the AND plane anyway.
- One maximally loaded word-line is designed to switch low in the evaluate phase of every clock. It effectively generates a delayed clock, D.CLK, which delays the evaluation of the other word-lines until they have switched to their final values.
• Each bit-line is pre-charged low in the pre-charge phase. The corresponding devices are not shown in Figure 2.

By using a pre-charged NOR-NOR PLA as the layout building block in our methodology, we incur no extra area penalty, either in the horizontal or vertical direction. At the same time, the PLA structure is crosstalk immune, which makes it an ideal choice.

Figure 3 shows the layout of the PLA core. The horizontal word lines are implemented in METAL2. The width of the PLA core is $4 \cdot n + 2 \cdot m$ tracks, since the each input requires 4 vertical tracks, and each output requires 2.

We implement the input and output drivers outside the footprint of the PLA$^2$ (i.e. in the routing channel). This gives rise to a much lower area overhead for our PLAs, and also allows us significant flexibility in sizing the drivers. The only effect it has on the routing channel is the introduction of one via per driver. We were able to complete the layout of all control signals with an additional cost of only 4 horizontal tracks. 4 extra vertical tracks are required per PLA for the implementation of the pre-charge and static pull-up devices. Figure 4 shows the relative orientation of pre-charge devices, muxes and drivers in our layout of each PLA. In all the simulations we report in this paper, these overheads are accounted for. Also, in the electrical simulation of the PLA characteristics, the transistor sizes utilized are as shown in Figure 3.

Due to the regularity of the PLA structure, a simple delay formula can be used to estimate the worst-case delay of a PLA. As we will see, this formula is utilized in the synthesis step.

3.2 PLA Characterization

Figure 5 shows the pattern of wires occurring within the core of our PLAs. Capacitive parasitics for the wires within our PLA core were extracted using a using a 3-dimensional parasitic extractor called Space3D [14]. The input to Space3D is a 3-dimensional circuit layout (dimensions are as in the 0.1μm “strawman” process reported in [2]), and the output is the value of the capacitive parasitics between different features of that layout. Space3D uses a boundary element method to compute interconnect capacitances.

$^2$These devices are not shown in Figure 2 and Figure 3.
The results of these extractions are shown in Table 1. In this table $C_{i,j}$ refers to the capacitance between two metal conductors on the same level $i$, which are separated by minimum spacing. $C_{i,j}^2$ refers to the capacitance between two such conductors separated by twice the minimum spacing. $C_{i,j}$ is the capacitance of a conductor to the substrate, and $C_{i,j+1}$ is the capacitance of a conductor on level $i$ to other conductors on level $i+1$.

<table>
<thead>
<tr>
<th>Layer</th>
<th>$C_{i,j}$</th>
<th>$C_{i,j}^2$</th>
<th>$C_{i,j}$</th>
<th>$C_{i,j+1}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>47.17</td>
<td>14.57</td>
<td>13.72</td>
<td>15.78</td>
</tr>
<tr>
<td>2</td>
<td>48.37</td>
<td>1.77</td>
<td>5.96</td>
<td></td>
</tr>
</tbody>
</table>

Table 1: 3-Dimensional Parasitics for Figure 5 (10^{-18}F per μ)

To compare a single PLA implemented in our layout style against the standard-cell layout style, we took four examples and implemented them in both styles. Delay and power results were obtained utilizing SPICE [15]. The area comparison was done using actual layout for both styles.

For the standard-cell style of layout, we performed technology-independent optimizations in SIS [16], after which we mapped the circuit using a library of 14 standard cells. We use the Wolfe tool within OCT [17] to do the placement and routing. Wolfe in turn calls TimberWolfSC-4.2 [5] to do the placement and global routing, and YACR [6] to do the detailed routing.

For the PLA layout style, we flatten the examples, and then generate the magic [18] layout for the resulting PLA using a perl script. To compute the delay, we simulate a maximally loaded output line pulled down by a single output pull-down device. Parasitics from Table 1 were utilized to model the interconnect within a PLA.

<table>
<thead>
<tr>
<th>Example</th>
<th>$n$</th>
<th>$m$</th>
<th>$k$</th>
<th>$D$</th>
<th>$A$</th>
<th>$P$</th>
<th>$D$</th>
<th>$A$</th>
<th>$P$</th>
<th>$D$</th>
<th>$A$</th>
<th>$P$</th>
</tr>
</thead>
<tbody>
<tr>
<td>cmb</td>
<td>16</td>
<td>4</td>
<td>15</td>
<td>160.3</td>
<td>53.3k</td>
<td>5.32</td>
<td>300</td>
<td>159.8k</td>
<td>6.15</td>
<td>0.534</td>
<td>0.334</td>
<td>0.864</td>
</tr>
<tr>
<td>cu</td>
<td>14</td>
<td>11</td>
<td>19</td>
<td>189.1</td>
<td>69.5k</td>
<td>4.84</td>
<td>420</td>
<td>186.5k</td>
<td>4.24</td>
<td>0.450</td>
<td>0.373</td>
<td>1.140</td>
</tr>
<tr>
<td>x2</td>
<td>10</td>
<td>7</td>
<td>17</td>
<td>164.8</td>
<td>45.3k</td>
<td>4.23</td>
<td>290</td>
<td>136.8k</td>
<td>1.82</td>
<td>0.568</td>
<td>0.331</td>
<td>2.324</td>
</tr>
<tr>
<td>z4ml</td>
<td>7</td>
<td>4</td>
<td>59</td>
<td>200.5</td>
<td>95.2k</td>
<td>10.28</td>
<td>575</td>
<td>118.3k</td>
<td>3.17</td>
<td>0.349</td>
<td>0.805</td>
<td>3.243</td>
</tr>
</tbody>
</table>

Table 2: Comparison of Standard-Cell and PLA implementation styles

The results of this comparison are listed in Table 2. For each layout style, $D$ refers to the delay in picoseconds, $A$ refers to the layout area of the resulting implementation in square grids, and $P$ refers to the power consumption. Note that for the Standard cell layout style, $D$ and $P$ values are the maximum values obtained after simulating about 20 input vectors. Also, we don’t account for wire capacitances in the Standard cell implementation, which would only increase its delay and power. In the case of the PLA layout style, however, the $D$ and $P$ are worst-case values. Despite this, the PLA layout style shows impressive improvements over the Standard cell layout style. The PLA layout utilizes between 0.33 and 0.81 times the area of the Standard cell layout. The average area utilization of the PLAs is 0.46 times that of the Standard cell layout style, which is an impressive reduction. The delay value for the PLA is on average 0.48 times that of the Standard-cell implementation.

The power consumption of the PLA is usually larger than that of the Standard cell implementation, mainly because the bit-line capacitances are charged and discharged on every cycle. PLAs with large values of $k$ exhibit a much higher power consumption. For this reason, we use a value of $k \leq 25$ while decomposing a circuit into a network of PLAs. This power consumption can also be curbed by gating the clocks of PLAs which are not utilized during a given computation. Also, power and delay can be effectively traded off in our PLA design style (results of this experiment are excluded for brevity). Finally alternative fabrics utilizing unate PLAs can be used to reduce the power consumption.

To estimate the effect of crosstalk between literals of neighboring variables in the PLA, we simulated a PLA with $k = 40$. Let $l_i$ be a literal of variable $x_i$, and $l_{i+1}$ be a literal of variable $x_{i+1}$. Assume $l_i$ and $l_{i+1}$ are separated by a blank track. In this situation, there is a delay variation for $l_i$, depending on whether $l_{i+1}$ switches in the opposite or similar direction. This delay variation is small enough to be disregarded.

The reason why PLAs result in very favorable area and delay characteristics compared to a standard cell layout are the following:

- First, PLAs implement their logic function in 2-level form, which results in superior delay characteristics as long as $k$ is bounded. On the other hand, in a standard cell implementation, considerable delay is incurred in traversing the different levels (i.e. gates) of the design.
- In DSM processes, it is often stated that an increasing fraction of a signal’s delay is attributable to wiring. In the
PLA implementation scheme, local wiring is collapsed into a compact 2-level core, which is naturally crosstalk-immune. Hence wiring delays are reduced.

- Devices in the PLA core are minimum-sized, giving rise to extremely compact layouts. Such is not the case for Standard cell layouts.
- In our PLA core, NMOS devices are used exclusively. As a result, devices can be placed extremely close together. However, in a Standard cell layout, both PMOS and NMOS devices are present in each cell, and the PMOS-to-NMOS diffusion spacing requirement results in a loss of layout density.

The fact that the IBM Gigahertz processor[7] utilizes two-level PLAs to implement control logic is further evidence that PLAs are an effective logic implementation style for high-performance designs.

3.3 Network of PLAs

Having discussed the characteristics of a single PLA, we now discuss how a network of PLAs is constructed.

Since the PLAs in our design are pre-charged, we need to ensure that the inputs to any PLA settle before its evaluation begins. A network of PLAs is correct iff each PLA in this network satisfies this constraint.

**Definition 1** The PLA dependency graph $G(V, E)$ of a network of PLAs is a directed graph such that $V = \{v_1, v_2, \ldots, v_r\}$, where each vertex $v_i$ corresponds to a unique PLA in the network.

$(v_i, v_j) \in E$ iff an output of PLA $p_i$ is an input to PLA $p_j$.

It is easy to see that if the PLA dependency graph has a cycle, then the corresponding network of PLAs is not correct. For a correct network, we need to ensure that the PLA dependency graph is acyclic, and also that the evaluation of PLA $p$ begins only after the evaluation of the slowest PLA $q$, such that $(p, q) \in E$. This suggests a self-timed[19] design style. For this reason, each PLA $q$ generates an additional completion signal, which gates the evaluation clock of the appropriate PLA $p$. Given the regularity of the PLA structure, the worst case delay of each PLA is easily known, and corresponds to the delay of a single output device discharging a maximally loaded output line. This completion signal is generated with an overhead of one additional word line and one additional output line in each PLA. Additional timing margin is obtained by downsizing the output driver of the completion signal.

3.4 Synthesis of a Network of PLAs

**Problem Definition:** Given an arbitrary logic circuit $C$, find a decomposition of $C$ into a network $N$ of PLAs, subject to:

- the network $N$ is correct.
- each PLA has a height no larger than a specified maximum, $H$.
- each PLA has a width no larger than a specified maximum, $W$.

Algorithm 1 outlines our decomposition strategy. We begin by performing technology independent optimizations on $C$. Next, we decompose $C$ into a network $C^*$ of nodes with at most $p$ inputs. Now $C^*$ is sorted in depth-first manner. The resulting array of nodes is sorted in levelization order, and placed into an array $L$.

Now we greedily construct the logic in each PLA, by successively grouping nodes from $L$ such that the resulting PLA implementation of the grouped nodes $N^*$ does not violate the constraints of PLA width and height. This check is performed in the `check_PLA` routine, which first flattens $N^*$ into a two-level form, $P$. It then calls espresso [20] on the result to minimize the number of cubes in $P$. Next, `check_PLA` calls a `PLA_folding` routine which attempts to fold the inputs of $P$ so as to implement a more complex PLA in the same area. Finally `check_PLA` ensures that the final PLA, after folding and simplification using espresso, satisfies the maximum width and height constraints respectively. If so, we attempt to include another node into $N^*$, otherwise we append the last PLA satisfying the height and width constraints to the result.

The `get_next_element` routine returns nodes in the fanout of the nodes in $N^*$ (in an attempt to reduce the wiring between PLAs), provided that the inclusion of such a node into $N^*$ would not result in a cyclic PLA dependency graph. If such nodes are not available, the first un-mapped node from $L$ is returned.

Note that this algorithm does not attempt to ensure that the maximum delay between any PI-PO pair is bounded. As a result, it sometimes returns a network with delays larger than the corresponding standard cell implementation. However, on average, the delay of the network it returns is much better than a standard cell implementation (see Section 4).

We implemented our algorithm in SIS [16], and performed extensive benchmarking of the PLA network decomposition code. We found that a good choice of parameters was $p = 5$, $W = 50$ to 70, and $H = 15$ to 25. Increasing $H$ beyond 30 did not usually result in a reduction in the total number of PLAs generated. Folding the PLAs resulted in

---

3 Primary inputs are assigned a level 0, and other nodes are assigned a level which is one larger than the maximum level of all their fanins.
Algorithm 1 Decomposition of a Circuit into a Network of PLAs

```plaintext
C = optimize_network(C)
C* = decompose_network(C, p)
L = dfs_and_levelize_nodes(C*)
N* = 0
RESULT = 0
while get_next_element(L) != NIL do
    N* = N* U get_next_element(L)
    P = make_PLA(N*)
    if check_PLA(P, W, H) then
        continue
    else
        Q = remove_last_element(N*)
        RESULT = RESULT U N*
        N* = Q
    end if
end while
```

in a decrease of between 20% and 50% in the total number of PLAs required for a network. Our PLA Folding
algorithm folds only PLA inputs. It constructs a list of candidates to fold, and then assigns a heuristic figure of
merit to each candidate. This figure of merit awards folds that allow subsequent folds to proceed without hindrance.
We verified functional correctness of the resulting network of PLAs, at the end of the decomposition step.

3.5 Placing and Routing a Network of PLAs

The synthesized network of PLAs was placed using a simulated annealing-based FPGA placement tool called
VPR [4]. Since the PLAs in our design have approximately the same size, the problem of placing PLAs is similar
to the FPGA placement problem. Hence VPR is a good choice. The placed result is routed using wolf6⁴.
The standard cell design flow was described in Section 3.2

4 Experimental Results

The area and delay characteristics of our network of PLAs based design methodology are shown in Table 3. This
table describes the results for a series of benchmarks, comparing the area of a standard cell implementation (column
2), and our approach (column 3). All areas are in units of 10⁶ square grids. Column 4 reports the ratio of column 3
to column 2.
Also reported is the total delay (in picoseconds) of the standard cell implementation (column 5), and that of our
approach (column 6). The ratio of these two delays is shown in column 7.
Delays for the standard cell implementation were obtained by running the exact timing analysis [21] technique
on the mapped netlist. For our approach, we computed the worst case delays of each PLA in the network using
Spice [15], as described in Section 3.2. Then we found the worst case delay path from any primary input to any
primary output in the PLA network by traversing the network of PLAs in DFS order.
We note that over all these examples, the area overhead of our method was a mere 2.4%. This is in spite of the
fact that the DWF is used in the routing area between PLAs, but not used in the standard cell case. Also, the delay
of our approach is approximately 15% better than that of a standard cell implementation. Some examples result in
much higher delays for the network of PLAs style. This is attributed to the fact that our decomposition routine does
not attempt to control the delay of the network, but rather attempts to reduce wiring between PLAs.

5 Conclusions and Future Work

We have presented a design methodology for use in DSM IC design. In this methodology, we decompose
the original circuit into a network of PLAs of bounded width and height, which we place and route within a regular
layout fabric as in [2]. The advantages of our method are as follows:
• High speed. Each PLA is shown to be on average 2.1× faster than its corresponding standard-cell based circuit
  implementation. Also, the network of PLAs is about 15% faster than the standard cell implementation of the same
  netlist.

⁴Global routing is performed using TimberWolfSC-4.0 [5], while detailed routing is performed using YACR [6]
<table>
<thead>
<tr>
<th>Example</th>
<th>Std Cell</th>
<th>Ntk of PLA</th>
<th>Ratio</th>
<th>Std Cell</th>
<th>Ntk of PLA</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>C432</td>
<td>1.05</td>
<td>1.40</td>
<td>1.338</td>
<td>2326.4</td>
<td>2237.1</td>
<td>0.962</td>
</tr>
<tr>
<td>C499</td>
<td>2.61</td>
<td>2.06</td>
<td>0.789</td>
<td>1861.5</td>
<td>1575.8</td>
<td>0.847</td>
</tr>
<tr>
<td>C588</td>
<td>2.31</td>
<td>2.82</td>
<td>1.221</td>
<td>2007.5</td>
<td>1587.3</td>
<td>0.791</td>
</tr>
<tr>
<td>C1355</td>
<td>3.38</td>
<td>3.86</td>
<td>1.141</td>
<td>2688.4</td>
<td>1890.7</td>
<td>0.703</td>
</tr>
<tr>
<td>C1908</td>
<td>3.64</td>
<td>5.47</td>
<td>1.502</td>
<td>2203.9</td>
<td>3235.6</td>
<td>1.468</td>
</tr>
<tr>
<td>C2670</td>
<td>11.17</td>
<td>8.31</td>
<td>0.744</td>
<td>2388.3</td>
<td>2244.6</td>
<td>0.940</td>
</tr>
<tr>
<td>C3540</td>
<td>9.64</td>
<td>21.13</td>
<td>2.191</td>
<td>3324.3</td>
<td>4385.5</td>
<td>1.319</td>
</tr>
<tr>
<td>alu2</td>
<td>2.18</td>
<td>1.56</td>
<td>0.717</td>
<td>2528.3</td>
<td>1758.2</td>
<td>0.695</td>
</tr>
<tr>
<td>apex6</td>
<td>7.25</td>
<td>4.61</td>
<td>0.636</td>
<td>1332.4</td>
<td>1011.2</td>
<td>0.759</td>
</tr>
<tr>
<td>count</td>
<td>0.65</td>
<td>0.37</td>
<td>0.564</td>
<td>2029.7</td>
<td>568.0</td>
<td>0.280</td>
</tr>
<tr>
<td>decod</td>
<td>0.20</td>
<td>0.12</td>
<td>0.567</td>
<td>330.4</td>
<td>184.3</td>
<td>0.558</td>
</tr>
<tr>
<td>pcle</td>
<td>0.27</td>
<td>0.25</td>
<td>0.925</td>
<td>1285.7</td>
<td>334.5</td>
<td>0.260</td>
</tr>
<tr>
<td>rot</td>
<td>7.27</td>
<td>6.10</td>
<td>0.838</td>
<td>2256.1</td>
<td>2110.8</td>
<td>0.936</td>
</tr>
<tr>
<td>pair</td>
<td>19.25</td>
<td>22.24</td>
<td>1.166</td>
<td>1951.9</td>
<td>2660.2</td>
<td>1.363</td>
</tr>
</tbody>
</table>

AVERAGE 1.024 0.848

Table 3: Comparison of Overall Layout Area and Timing

- Low area overhead. Over a series of examples, we show that our scheme has an area overhead of 2.4%. This is in spite of the fact that the DWF is used in the routing area between PLAs, but not used in the standard cell case. Each individual PLA is shown to be 2.17× smaller than its corresponding standard-cell based circuit implementation.
- Elimination of cross-talk and signal integrity problems that are common in DSM designs.
- Power and ground routing is done implicitly, and not in a separate step in the design methodology. Power and ground resistances are very low and vary much less compared to the power and ground distribution used in the standard cell methodology.
- Variations in delay of a signal wire due to switching activity on its neighboring signal wires is less than 1.02:1, compared to a 2.47:1 variation using conventional layout techniques.
- Smaller and uniform inductances for all wires on the chip, compared to larger and unpredictable values using the existing layout styles.
- Rapid design turn-around time due to highly regular structures and regular parasitics.
- With a network of PLAs, there is a direct relationship between the cost function being optimized for during synthesis, and the PLA implementation, since there is no intervening technology mapping step. This helps ensure that benefits due to synthesis optimizations are not lost in the implementation step.

We believe that this technique will significantly simplify the design of chips with minimum feature sizes in the DSM range.

In the future, alternative unate fabrics will be pursued as a means to reduce the power consumption of the PLAs. We also plan to experiment with the idea of relaxing the fabric restriction on lower metal layers, while ensuring that routes on these layers are short. Efficient methods to decompose a logic netlist into a network of PLAs will also be pursued, such that the delay of the network of PLAs, as well as the wiring between PLAs is minimized. It was shown in [22] that encoding of PLA inputs was an effective technique to reduce the number of terms in PLAs, especially for arithmetic circuits. This will be investigated as well. Finally, we plan to use an industrial multi-layer routing tools, rather than the public-domain two-layer tools routing that we have used (for reasons of ease of availability).

6 Acknowledgements

This research was supported partially by the SRC, the GSRC/Marco center at Berkeley, and the California micro program with our industrial sponsors, Motorola, Fujitsu, Synopsys, and Cadence.

References


