Transistor Circuits for MEMS Based Transceiver

Final Report

Written By:
Darryl Yu

Project Partners:
Kelvin Liang
Keli Hui
Yuehan Xu
Soumya Mantha

Date:
4/15/2015
Table of Contents

I. Abstract
II. Industry Analysis and Proposed Market Strategy
III. Individual Technical Contribution: Voltage Buffer Design
IV. Consolidated Paper: System Summary
V. Concluding Reflections
I. Abstract

In recent years, the push for low power wireless sensor networks has called for the introduction of RF-MEMS transceiver devices capable of operating on scavenged power. The design of ultra-low power MEMS based transceivers stands to revolutionize the fields of industrial monitoring, environmental monitoring, and biomedical imaging.

This report demonstrates a MEMS based transceiver capable of supporting these low power applications. Included are design and simulation results using transistor circuits implemented with a commercial TSMC 180nm technology. The entire system is estimated to consume 57.8uW of power at a Vdd=1.8V, duty cycled at 50%. The transceiver system implements a modified OOK modulation scheme and utilizes a MEMS resonator, an oscillator, an envelope detector, a comparator, a power amplifier, and an output buffer. The system is currently optimized for data rates of 5kHz, but can easily support much higher data rates. This design demonstrates operation at 60MHz VHF, but the tunable nature of the MEMS device allows for use of frequencies up to UHF.

This report is organized as a series of separately written reports. The first report in Section II explains the current state of the industry that the transceiver is to be commercialized in. This section also uses that information to propose a viable go-to-market strategy for a startup seeking to commercialize this technology. The report in Section III presents a detailed description of my individual contributions toward the capstone project. The report in Section IV is a consolidated paper with brief descriptions of the performance of each individual block in the transceiver architecture. It also includes simulation results showing the performance of the transceiver as a whole after all individual work was integrated together. Finally, Section V finishes with concluding reflections on the progress of the capstone project and potential directions for future work.
II. Industry Analysis and Proposed Market Strategy

This paper provides a detailed industry analysis of our MEMS transceiver chip by first comparing against other competing technologies already present in the market and then proposing a viable go-to-market strategy with our technology. The biggest competitors to our MEMS-based wireless transceiver technology are WiFi, Zigbee, and Bluetooth. Therefore, we begin by proving our transceiver technology as a viable competitor against these existing technologies due to lower cost and lower power consumption. Despite this fact, our analysis of the wireless semiconductor industry using Porter’s five forces will show that barriers to entry into this industry are extremely high. We identify an alternate strategy to bring our technology to market; we plan to vertically integrate our technology into an electrical sensing system for agriculture. We will show that we can not only exploit the weak forces in the agricultural sensing systems market, we can also capture most of the value chain by having exclusive access to our MEMS technology. By entering the agricultural sensing market, our strategy is to dominate the market by being both a chip designer and a systems manufacturer.

The objective of our capstone team is to build a fully-functional low power transceiver chip that successfully integrates a microelectromechanical system (MEMS) resonator. We accomplish this by creating a strict power budget of 60 micro watts for the entire system and using block-level design methodology to implement the CMOS transistors in the transceiver chain. We conduct this process in three steps. First, we create a schematic of our transceiver circuit and verify its functionality in simulation. Next, we implement the layout that corresponds to our schematic by designating the locations of connections, wires, doped wells, and metal layers. Finally, once the chip has been fabricated, we need to use PCB boards to conduct the final tests needed to verify its operation. These steps will allow us to achieve a low-power MEMS transceiver chip that is ready for commercial use at the end of the year.
Before discussing about specific competing technologies to MEMS, it is important to appreciate the context of how transceivers operate and what are some design metrics for a good transceiver. This paper will first distinguish the power advantages of our MEMS transceiver chip from other conventional transceivers. We will then show why these advantages are relevant by illustrating the need for minimizing power use in today's transceiver applications.

Transceivers allow for wireless communications by transmitting and receiving wireless signals. To avoid interference, signals traveling in the air must travel in different frequency channels. This often requires them to be converted into higher frequencies in a process called modulation. When the signal then reaches its destination, the receiver then needs to recover the original signal from the modulated signal in a process called demodulation. It is the job of the transceiver to modulate and demodulate signals being sent and received; it does this by using a resonator to generate a reference frequency that is tuned to the desired sending or receiving frequency of the signal.

When designing a transceiver chain, the most difficult problem is isolating the desired signal from other unwanted signals that are received from the antenna. Engineers define the Q factor of a resonator as its ability to resonate at a specific frequency. Resonators with a low Q factor are less selective; they resonate not only at the tuned frequency, but also at other nearby frequencies. For smaller channels, the Q of the resonator needs to be high in order to minimize insertion loss, or loss of signal strength (Nguyen, 2013, p. 112). Most conventional transceivers implement resonators that need additional filtering to isolate the signal. This costs power. Although we would like to fit many channels into our band, smaller channel bandwidths require stronger filtering and consume more power.

Herein lies the advantage of MEMS technology. Mechanical resonators generate larger Q factors than resonators using quartz crystals. MEMS resonators provide record on-chip Q factors operating at gigahertz frequencies while still maintaining excellent thermal and aging stability (Nguyen, 2013, p. 110). In particular, the capacitive-gap RF MEMS resonator that we
use for our MEMS transceiver circuit produces exceptionally high Q around 100,000 and can be tuned to select 1kHz-wide channels over a 80kHz range (Rocheleau, Naing, Nilchi, & Nguyen, 2014, p. 83). The high Q factors of MEMS resonators eliminates any steps involving additional filtering and takes away the power consumption overhead required for reducing insertion loss from the resonator. Eliminating the filtering step also results in a simpler design for the system as a whole.

Next, this paper provides examples of applications using our low-power MEMS-based transceiver to show its relevance in the market today. The main interests of our technology will come from wireless sensor node markets, where low power and simplicity are much more important than data transmission rate (Rocheleau, Naing, Nilchi, & Nguyen, 2014, p. 83). Since the wireless sensor market is wide and diverse, this paper uses body area network (BAN) sensors and environmental sensor networks (ESNs) as case studies to illustrate the needs for simple, low-power transceivers.

BAN sensors are used to collect information directly from the person's body. Designers integrate BAN sensors into smart textiles to detect the wearer's heart rate, stress, motion, and energy expenditure (Peiris, 2013, p. 1). A transceiver chip will then enable the sensors to send this physiological information to an interface where either the person or a medical professional can view it and form educated decisions. The biggest challenge with these devices is miniaturizing the BAN node and keeping it low power while maintaining a broad range of applications. A full on-chip application-specific implementation for BAN has already been designed using the wireless protocol Zigbee and consumes approximately 4mW of power when transmitting and receiving. A tiny lithium coin-cell battery can easily provide enough power for this radio. Although current implementations of BAN are functional, an approach to combine MEMS technology with ICs has already been discussed as the next step to further miniaturize the features of the BAN project (Peiris, 2013, p. 2). If we decreased power consumption from
the milliwatt range to the microwatt range using MEMS, the battery life will increase by several
orders of magnitude.

ESNs are another area where we can employ low-power transceivers. These sensors
constantly monitor the natural environment to study how they work and detect natural hazards
such as floods and earthquakes. The transceiver allows for communication between the
sensors and a Sensor Network Server, where it can be viewed at a base station (Hart, Martinez,
2006, p. 178). The biggest advantage of ESNs is that they allow us to monitor remote or
dangerous areas that have long been inaccessible to study (Hart, Martinez, 2006, p. 177). The
designer of these sensors needs to satisfy both low power and low maintenance constraints;
these will ensure that the system will operate with minimum intervention for sensor maintenance
or changing batteries. MEMS technology can provide the low power and simplicity needed for
these sensor nodes. An approach to build tiny cubic millimeter sensor nodes called Smart Dust
using MEMS technology has already been proposed, although environmental robustness is an
additional design constraint for this particular application (Hart, Martinez, 2006, p. 180).

We have shown that some wireless sensor applications such as BANs and ESNs need
ultra-low power transceivers. To show that MEMS is a feasible technology, we now require a
closer examination of the major competitors in wireless sensor applications. The most
recognizable competing technology in wireless communications is WiFi. WiFi is the biggest
threat to our technology because of its wide use in applications from cell phones to computers.
Because it is supported across many platforms, WiFi is even used extensively for smart
wearable and connected medical device applications. Thus, WiFi takes a sizeable chunk of the
market that we hope to apply our technology. The cost per WiFi chip is moderately expensive at
a bulk price of $3 for 1000 chips (Smith, 2011). Although this cost is slightly inflated, WiFi’s
biggest strength is that it is the fastest means of wireless communications in the industry.
Supporting up to 11 to 54Mbps (megabits per second), WiFi takes a commanding lead over the
second fastest wireless method, which is Bluetooth at 1Mbps (Smith, 2011). This means that
WiFi transfers data up to 54 times faster than Bluetooth. Our transceiver can be configured for high data rates but at the expense of additional power consumption. Therefore, to secure a special niche for low power and low cost, our design is not optimized for speed. We operate at speeds of 200kbps, which is much lower than WiFi. However, the relaxed speed constraint allows us to design our transceiver architecture to be much simpler than typical WiFi chips and less costly as a result (Dye, 2001). By using a simple design, our MEMS-based chip is expected to be less costly at about $2.5 for 1000 chips. This is another strength of our MEMS transceiver in addition to the aforementioned low-power advantages from using a high-Q MEMS resonator.

Although WiFi is a major competitor in the wireless communications field, low power applications that do not require excessively high data rates should favor our transceiver over WiFi.

Zigbee is another wireless communication method that is less recognizable because it does not directly target the consumer market. However, Zigbee is widely used in some battery powered systems such as home networks, and smart watches that require moderately long distance communications (Lawson, 2014). Zigbee accomplishes long distance travel with intellectual property known as mesh networking. Mesh networking is a method of having all the devices in a given area working together to transmit your information. For example, in city of 100 smart phones spread out evenly, information can be transmitted across the entire region by having phones send information to each other and successively passing data forward one phone at a time until the data reaches its the final destination. This type of networking is analogous to a relay run where runners pass the baton to subsequent runners until the finish line is reached. By utilizing this type of IP, Zigbee is able to serve information across very long distances and therefore commands the market of long distance communications.

Our technology can also achieve long distance travel by using low frequency techniques. High frequency networks that do not use mesh techniques cannot travel far because higher frequency signals have a larger probability of disappearing when coming into contact with
obstructions like buildings. In comparison, lower frequency signals can wrap around obstructions without losing data. Therefore, implementing low frequency signals in our design allows us to compete with Zigbee’s long distance travel. A weakness of using Zigbee chips is that they need to always be powered on in order to accurately pass information through. In networks of battery powered cell phones, Zigbee will drain batteries very rapidly. Our transceiver chip easily beats Zigbee in power consumption because our chip does not need to be powered on at all times to achieve long distance travel. Furthermore, as a result of the mesh network design, Zigbee requires complicated circuitry and this makes their bulk price very costly at $3.2 for 1000 chips (Smith, 2011). The clear advantage that Zigbee has is in addition to long range is that their data rates are higher at 500kbps. However, much like the argument against WiFi, our design relaxes the speed constraint for optimizing cost and power consumption. Our chip has the competitive advantage in markets that require low cost, low power chips for long-distance, battery-operated devices that can tolerate producing moderate data rates.

So far, we have discussed Zigbee and WiFi as two major competitors of our technology. These two standards currently dominate the long distance travel market and the wearables market, respectively. Our transceiver chip hopes to steal some of the market share by offering low power alternatives with comparable long distance capability for battery powered devices. However, it should be said that Zigbee and WiFi are not the only two competitors. The wireless communications industry is a saturated field and there are several other standards that dominate some other markets we hope to enter.

The final competing wireless technology discussed in this paper is Bluetooth. Bluetooth is a global wireless technology standard that enables convenient, secure connectivity for an expanding range of devices and services. This is a widely used communication channel for sharing voice, data, music and other information wirelessly between paired devices such as cars, medical devices, computers, and even toothbrushes. Its wide use poses a threat to our MEMS technology. Bluetooth runs at a high frequency carrier of 2.5GHz but is suitable for
sending information only up to a range of 100 meters. As we have discussed in the case of Zigbee, we can configure our system to communicate information over long ranges by choosing to operate at lower frequencies. Furthermore, the cost of Bluetooth is about 2.7$ for 1000 chip-sets and we expect to operate at roughly the same cost due to our simpler design methodology.

In the area of low power, Bluetooth low energy (BTLE), a new version of Bluetooth developed in 2011, could put our technology at great risk. BTLE ranks number one in the market list for lowest energy consumption. Known as Bluetooth smart, this wireless standard extends the use of Bluetooth wireless technology to devices that are powered by small coin cell batteries such watches and toys. BTLE transceivers can allow these devices to runs for years on a small battery. Although BTLE is currently the industry leader in low power transceivers, this technology still operates at power levels in the milliwatt range (Siekkinen, 2012). Our MEMS transceiver is designed to operate with microwatts of power, which will provide a significant power improvement to BTLE at roughly the same cost per chip.

This paper will next identify both primary and potential end-user stakeholders of our project. Our primary stakeholders are our advisors and sponsors. These include Professor Clark Nyugen, his post-doc assistant Tristen Rocheleau, and PhD. student Thura Naing. They have written journal papers on the theory of our MEMS-based wireless transceiver and have built the initial draft circuits that prove the operation of the high-Q MEMS resonator alone. Professor Nyugen, who is the co-director of Berkeley Sensor & Actuator Center (BSAC), is also our primary sponsor for the project. Since our design is still developing, it is possible future designs can operate at higher frequency and data rate. If that is the case, it will draw more attention and interest from different industries. We currently do not have any issue with budgets since BSAC fully sponsors the project. However, collaborating with top companies like Apple and Samsung would be a reasonable choice if we need to look for other sources of budgets in the future.
Since this project is still in progress, we currently have no actual end-users using our transceiver chip. However, we use market analysis to identify potential consumers and applications that require wireless transceivers with low power consumption. Since we have already discussed several case studies of potential applications, this section focuses more on potential consumers. From the consumer’s point of view, our low power chip means that consumers would no longer need to replace their battery very often. People using sensors implanted in the human body will find our technology very necessary. Implantable medical electrical devices gradually become feasible as an assisted medical treatment, especially for detecting biological signals that doctors can use to monitor the condition of the patient. These implantable devices need extremely low power to prevent any potential harm to the body. If the device consumes a low enough amount of power, the energy provided to the device can be acquired from the body itself through energy harvesting, allowing the device to operate for an indefinitely long period of time. For this reason, companies specialized in biomedical imaging may also be interested in our product.

Besides applications in the medical field, the market of our product can also be expanded to other broad fields. Wearable electronic devices have recreational, scientific research and even military uses. These devices need low power transceivers because they often cannot be charged frequently or conveniently while in use. For example, in environmental science, it is necessary for scientists to tag the animal to track their migration and living habit. The longevity of the tagging device is important to maximize the time the device is continuously transmitting signals back to the research center without any battery replacement. Moreover, there are some situations that the battery life is critical. For military applications, the wearable device should have a long life to work in any emergency situation, since it would be terrible if the device was running out of power in a critical moment. This simple consumer-focused analysis, together with the application-focused analysis presented at the beginning of this paper, shows a
strong likelihood of a potential market for our technology centered around wireless applications that specifically require low power.

Although market analysis presents many exciting possibilities for our technology, it does not produce a feasible go-to-market strategy for our technology. We have already alluded to abiding by a strategy to vertically integrate ourselves forward into producing an agricultural sensor for end-users. We will conduct a detailed industry analysis using Porter’s five forces to justify this decision (Porter, 2008). More specifically, we will compare the barriers to entry between the precision agriculture industry and the semiconductor industry to show the infeasibility of selling our transceiver as a standalone chip in a startup company. In comparison, we discuss how we as a company in the precision agriculture industry will manage the threat of new entrants to ingrain our success in this industry. We will then analyze the other forces in the context of the precision agriculture industry to further show why it is a more appealing alternative to our startup strategy.

To understand how it is possible to vertically integrate, we first introduce the typical value chain for a sensor product. GTQ, a company that produces sensors, identifies five major sectors in this value chain: fabricating the chip inside the sensor, integrating the chip into a sensor, creation of a probe, adding additional electronics to create a measurement system, and adding software to develop the instrument for a specific application (Sensors Value Chain). Companies selling individual, general-purpose sensors like GTQ occupy the first two sectors while instrumentation companies would occupy the other sectors by customizing for a specific application. We envision ourselves as an instrumentation company. However, while a typical environmental sensing company would purchase all of its components, our strategy is to do the same for everything except for the wireless transceiver chip, which is the final product of our capstone project and will be further developed as part of our company’s IP.

There are two reasons why we have chosen to vertically integrate forward. The first reason is related to where the value lies in this value chain. The sensor instrument marketed to
the end user costs much more than the general components a company like QTR would sell to
instrumentational companies. Two of our competitors in the agricultural sensing industry -
ConnectSense and Twine - sells environmental sensors at costs of $149.99 per unit and
$214.99 per unit. On the other hand, individual sensors supplied by the circuit board & global
electronic parts manufacturing industry average to about 10 USD per module. By choosing to go
into instrumentation, we will position ourselves to obtain most of the wealth in this value chain.

The more important reason is that barriers to entry in the industry of circuit
manufacturing are very high. IBIS, a provider of industry-based research, describes this industry
of selling "widely available general purpose chips" as being dominated by existing major
players. IBIS states that "the size of existing participants in the industry means new entrants
need to spend more on marketing to establish industry links and gain market presence"
(Ulama). In Porter's words, the incumbents in this industry can access distribution channels that
newer entrants cannot (Porter). There is also the issue of brand name; IBIS argues that
companies are reluctant to "risk the quality of their own products" by purchasing from startups in
this space (Ulama). Furthermore, Porter argues that intense price competition occurs when
different companies sell undifferentiated products, which applies in this industry (Porter). The
production of semiconductors at reduced costs favors larger companies that have larger
"production throughput" and "plant technology" (Ulama). These situations are unfavorable for
startups, who would get quickly outscaled and outcompeted in response even if they developed
a novel technology that allowed them to temporarily penetrate the market.

In comparison, the barriers to entry in the industry of precision agriculture are less
intense. IBIS states that the main issue is finding highly skilled workers who know how to
"incorporate several communications protocols, from GPS to Wi-Fi…" (Antayle). However, as
electrical engineers who have developed a transceiver chip, we are well-versed in this
knowledge and are therefore in a good position to enter the industry. IBIS also states that
"almost two-thirds of revenue (is) up for grabs among many small players", which further
supports why we should enter this particular industry (Antayle). Furthermore, IRIS rates competition as being low in this industry since firms can “compete on the basis of enhanced functionality or widened application” rather than on price alone (Antayle). Therefore, we will not receive much retaliation if we entered this industry as compared to the circuit manufacturing industry.

A key issue to address is how we as incumbents of the precision farming industry will address the threat of new entrants. It is true that the absence of big players in this industry may allure other competitors into this space. However, as was presented in the value chain analysis, most instrumental companies purchase their components rather than manufacture their own. Our company would have exclusive access to MEMS-based transceiver technology, which based on our previous paper on competitive analysis will outcompete existing transceiver technologies in both cost and low power. Herein lies our competitive advantage. IBIS argues that one of the key success factors in this industry, in addition to having the aforementioned highly trained technical labor, is the “protection of intellectual property/copyrighting of output” (Antayle). New entrants that plan on purchasing components will not have access to this technology; therefore, we can inherently build the better sensor instrument just from having better transceiver technology for this application.

This paper will now present the rest of Porter’s five forces solely in the context of the agricultural sensing industry to further strengthen our identification of this as the industry where our technology can flourish. Since this paper has now shifted its focus specifically to the agricultural sensor industry, we begin by briefly introducing the need for sensors in agriculture. We then begin discussing the remainder of Porter’s five forces by presenting an analysis of the rivalry within the industry and how our technology will leverage low power consumption in order to differentiate ourselves and mitigate rivalry. This paper will draw from information previously presented regarding competing technologies – Zigbee, WiFi, and Bluetooth – in order to study our rivals in the context of the technology they apply in their sensors. Additionally, this paper
will identify how our technology, in a market with several competitors, can better serve the consumers in this industry.

There is an immense need for smart connected sensors in the agricultural industry. In 2014, IBM composed a report which stated that 40% of food produced by developed nations is thrown away. The IBM study also found that weather damages and destroys 90% of crops grown by farmers [Gerson 2014]. This statistic is disheartening considering the amount of people on this planet that can benefit from food. On top of that, farmers are dedicating precious natural resources such as water and land to grow the wasted food. Our capstone team believes we can help. Specifically, our project can provide farmers with the sensors and wireless monitoring tools they need to improve crop yield and reduce food waste. Pursuing the sensor and wireless monitoring application can disrupt the agriculture industry and the market is ready for technologies that can gather soil and other weather information. Market researcher BCC expects the environmental sensing and monitoring technology business to grow from $13.2 billion in 2014 to $17.6 billion in 2019 [BCC Research, 2014].

Wireless agricultural sensors gradually play an important role in agriculture. The use of sensors mainly helps to monitor the environment data, including the weather change, soil quality, temperature, and water quality. By collecting these data, farmers can better control the cultivate process and cut costs by reducing the waste of water and chemicals. Sensors can apply to livestock farms as well. Farmers can tag individual animals with sensors to accurately monitor their behavior, health, and body temperature. From the consumer’s point of view, we are positioning our MEMS transceiver chip, and thus our sensors, to be a long-lasting system. This feature is very attractive for U.S. farms; since the average farm size today is 441 acres (Agriculture Council of America, 2014) , it is very time-consuming for farmers to manually set sensors on their farmland and then replace batteries at a later time.

In an industry study conducted by IBISWorld, the precision agriculture market is currently fragmented by players that provide farmers with surveying, agriculture construction,
and asset management services [Neville 2014]. In fact, many of the companies are described as distributors, rather than developers, of third-party sensor systems. By entering this market, we will be providing farmers with a unique hardware solution rather than a service. There are very few companies in direct competition with us, and many of the rivals in this emerging market appear to be startup companies. According to Michael Porter’s “The Five Competitive Forces That Shape Strategy,” the intensity of rivalry among competitors can drive profits down [Porter 2008]. Our industry analysis identifies the agricultural sensor industry as having weak rivalry because most of our competitors are of equal size and power. There are no clear leaders in the market and thus, each rival exerts equal forces that are weak.

To show that most start-ups are still in the development phase, this paper re-identifies two rivals with products in the market – ConnectSense and Twine. The former company offers environmental sensors with batteries that last 3 years at a cost of $149.99 per unit while the latter offers comparable sensors that last 2-3 months and cost $214.99. The battery life of these rival products are lacking when considering their application. In a large farm where several of these sensors are used to monitor the environment, frequent battery changing or charging can become tedious. As discussed earlier in this paper, WiFi is one direct competitor to our transceiver technology. Therefore, it should come as no surprise that both ConnectSense and Twine employ WiFi technology in their units. There are also many systems proposed or in development that take advantage of other competitors such as Zigbee. For example, a Zigbee based agriculture system to monitor soil, temperature, and humidity was described in the Institute for Electrical and Electronics Engineers (IEEE) Journal [Xialei 2010]. However, we had concluded that our transceiver technology enables us to create systems that consume less power than comparable WiFi or Zigbee systems. Taking advantage of our edge, we can position ourselves to offer a longer lasting system to solve an unmet need. Also according to Porter, price competition is likely to occur with rivalry when competitors offer similar products where price is the only differentiating factor. Because our technology allows us to have low power as
the differentiating factor, our capstone team does not expect an impending price war by entering the agricultural industry.

Porter also stated that rivalry can cause a company to specialize and this creates a high exit barrier. The exit barrier for environmental sensors are low because our products have applications in many industries such as home, health, and telecommunications. Therefore, if exiting the agriculture industry becomes our only option, our resources and technology can easily pivot for applications in other markets.

This paper next analyzes the threats from our customers in the context of the industry they operate in. The agriculture market is an industry with low market share concentration. The top four companies in the Agribusiness industry account for less than 10.0% of industry revenue (Neville, 2014). The reason for the low concentration is due to the naturally fragmented feature of this industry, since the farms are never big enough to dominate the market. In the domestic market, about 97% of U.S. farms are operated by families, individuals or family corporations (American Farm Bureau Federation, 2014). The agriculture companies are generally segmented by their locations and their different agricultural products. As a result, the force from our customers are generally weak since there are a large number of companies with similar size.

Next, we present a detailed analysis of the power of our potential suppliers and how we will overcome this force. In addition to our transceiver chip, the final sensor module will consist of various components like humidity, pressure and temperature sensors supplied by the circuit board & global electronic parts manufacturing industry. As stated before, the cost of these components averaged over a 1000 modules is expected to be less than 10 USD per module. These electronic parts/component suppliers don't impose serious switching costs as they can be easily replaced due to their low cost, variety of substitutes, and negligible cycle time [Sensors Value Chain. (2012)]. Therefore, these particular suppliers are weak.

Our transistor level designs of the MEMS transceiver chip itself will need to be fabricated on a wafer before it can be used as a part of a sensor module. Our current supplier of choice for
this chipset is a semiconductor foundry called Taiwan Semiconductor Manufacturing Company Limited (TSMC). Our advisors have chosen TSMC to be our foundry as TSMC offers a variety of product lines on MEMS and is best known for its strength in advanced low-power processes [IHS Technology. 2012]. TSMC also has a production capability of 16,423,625 wafers/year, which is more than all the other major foundries combined [foundry-ranking-capacity-2013-2014]. The production capacity of the foundry clearly defines the time taken by the foundry to fabricate a design. By choosing to work with the leader in production capabilities, we minimize the time we spend waiting for the chip to come back after sending off our design.

We acknowledge that the component and sensor manufacturing industries are less powerful when compared to the chipset fabrication industry due to two main reasons. Firstly, the transceiver is the most vital component in our module, and the fabs are ultimately the ones providing us with the chip. The significance in ensuring the operation of our transceiver is represented by its huge cost. The chipset costs about 60~70 USD per module, which is more than 6 times the cost of components [IBIS World Industry Report, Sarah Kahn - January 2015]. We as chip designers are obligated to work with the best in the industry - namely, TSMC - to mitigate risks of imperfect chips both immediately upon fabrication and during the lifetime of the sensor. Secondly, the choice of supplier for the chipset is evaluated and integrated into the design process right at the beginning of a project, which considerably affects the cost of switching from one supplier to another. The entire design of semiconductors is done with technology files provided by the foundry to dramatically reduce the risk of failed chips during the manufacturing step. As a result, the layout provided by the semiconductor designer to the foundry is a significant representation of sunk costs and engineering efforts. Switching foundries will require redesigning from the very start and translates to wasted time, engineering effort, money, and product quality.

These two reasons identify our supplier as a strong force, which according to Porter endangers our profits in this industry. The best we can do to accommodate this powerful force is
to formulate all of the problems in the early stages of the project and select the best supplier for us in terms of cost and performance. Additionally it is important to understand that, given that the nature of our capstone project is to design a working transceiver chip that would eventually require fabrication, avoiding business deals with the strong chip fabrication industry was not an option for us.

Finally, we will discuss the effect of substitute technologies outside of competing wireless transceiver technologies, which we have already analyzed. For the application of agricultural and agronomical sensors, wireless technology itself may not be necessary. Instead, farmers can choose to use actual wires to transmit data. By contrast with wireless transmission, wire transmission has advantages in speed, reliability and security. Not only does it allow faster and almost lossless data transmission, it also has full control of who and what gets online. It keeps away all unauthorized visitors, therefore securing the confidentiality of the collected data. However, the disadvantages far outweigh the advantages. To build a wire infrastructure, cost is a fundamental barrier. Our target application is not restricted to an office. Instead, it might cover tens or even hundreds of acres of farmland. In this case, the wire cost is tremendous. For instance, prices for copper wires is about $100 per 1000 ft. (Southwire 2015). If we used wires to surround an acre of land, we need about 850 feet which will cost $85 with copper wires. This does not take into account the complications of the actual infrastructure, which will further increase the actual price beyond this estimation. In contrast, the price for semiconductors that constitute our wireless transceivers is steadily decreasing (IBISWorld Business 2015). Therefore, wireless technologies provide a more cost-efficient option than wired technologies.

Based on this analysis, our strongest threats are other wireless solutions. If customers are already using a wireless transceiver like WiFi or Bluetooth, our MEMS-based wireless transceiver is not the only possible low energy alternate. Energy harvesting is another viable options. This technology aims to convert ambient energy (i.e. motion, solar and thermal energy) into electrical energy. The danger of this technology against our position as a energy efficient
solution is that customers may choose to integrate energy harvesting technology to their pre-existing WiFi or Bluetooth transceivers. Since this technology has already been successfully implanted into some watches, the technical barrier to combine energy harvesting and existing wireless transceivers is small. However, their main weakness is still cost. If our customer has no existing agricultural sensors, then our product is definitely cheaper than the combination of a WiFi or Bluetooth based sensor with additional circuitry for energy harvesting. In general, the threat of substitutes for our product as an agricultural sensor is weak.

This paper now concludes by summarizing the points made regarding the viability of our go-to-market strategy and the competitive advantages of our MEMS transceiver technology compared to other existing wireless technologies. We have analyzed the agricultural sensor industry using Porter’s five forces to show that, apart from the inevitably strong supplier force, the other forces are weak enough to justify our decision to vertically integrate into this industry. This is a strategy made in contrast to directly entering the semiconductor industry as a startup and handling its high barriers to entry. We have also shown that our simple design architecture for our transceiver results in competitive advantages of low power and low cost for our MEMS-based wireless transceiver relative to the existing technologies WiFi, Zigbee, and Bluetooth. Although advantages exist for using MEMS technology, it has the danger of being overshadowed by these three commonly-used and widely-trusted technologies. Our go-to-market strategy will ensure that our MEMS technology can successfully outcompete in metrics that are very relevant to the agricultural industry (cost and power) without being overshadowed by the brand names of these existing technologies.
Works Cited


III. Individual Technical Contribution: Voltage Buffer Design

Section I: Project Statement

Our capstone team’s goal is to accomplish by the end of the school year a working schematic of a MEMS transceiver, a chip that transmits and receives wireless signals. We hope to lay the groundwork for achieving a functional transceiver chip when our advisors receive the chip from the foundry after our graduation. To accomplish this task, we begin by examining the architecture proposed by our advisor Professor Clark Nguyen for both the transmit and receive chains of the transceiver (Rocheleau, Naing, Nilchi, & Nguyen, 2014). This architecture can be divided into several important functional blocks, as shown in Figure 1. Our graduate student advisors require us to build four ultra low-power versions of these functional blocks: the oscillator, the power amplifier, the comparator, and the envelope detector. Although these building blocks are necessary for the actual functionality of the transceiver, we require an additional block in order to test our chip. This block, called a voltage buffer, will allow us to monitor the voltage waveform of our signal as the transceiver processes it. Building the voltage buffer is my assigned task.
Figure 1: Block Level Diagrams of Proposed MEMS Transceiver Architecture, with (a) showing receive-mode configuration and (b) showing transmit-mode configuration
Section II: Design Requirements

In order for our measurement device to accurately monitor the signal, the voltage buffer has several design requirements. An ideal voltage buffer has a voltage gain of 1; it neither amplifies nor attenuates the input signal. An ideal voltage buffer also has zero input capacitance, infinite input resistance, and matched output impedance with the load. Zero capacitance and infinite resistance on the input side prevents the buffer from loading effects that distort the signal being monitored. Impedance matching ensures that the maximum available power from the input signal is delivered to the load; any impedance mismatches will result in loss of power due to reflection. In our case, we need to match a 50 ohm transmission line that connects the output pin of the chip to the measurement device. Finally, the buffer must take into consideration the actual signals it is expected to monitor. It must have a wide enough bandwidth, a large enough output voltage swing, and high enough linearity to accurately send the signal to the output without distorting it.

Die area and power consumption, two very important design considerations for commercial transceivers, will not be considered for the buffer. Die area translates directly into cost of production since less chips will be fabricated per wafer in large scale production. Since we are focused on verifying functionality, cost and die area are not constraints for this capstone project. Additionally, we will connect the buffer to a separate power rail from the rest of the transceiver. This allows us to only turn on the buffer only for testing purposes; thus, the power consumption of the buffer will not affect the overall power consumption of the transceiver chain.

Section III: Literature Review and Design Selection

A wide variety of topologies exist for implementing buffers for many different applications. It is important to understand the various tradeoffs between the different designs and judge based on our needs which specifications are the most important to uphold. Furthermore, although the literature describes the topologies for the CMOS transistors in
general, the experimental results they present will be in different CMOS technologies than the ones we are using. Therefore, it is necessary to redesign the architecture using our 180nm CMOS technology using the technology models and files provided to us by the TSMC global foundry.

(i) Single Stage Buffers (and their Derivatives)

We begin by examining a set of single-stage voltage buffers called class A buffers. The simplest of these is the common drain amplifier presented in Figure 2, also known as the source follower (Grey, Meyer, Hurst, & Lewis, 2009).
Figure 2: Source Follower Configuration with (a) showing the topology and (b) showing the voltage transfer characteristics from input to output.
This topology requires one drive transistor and a current source to bias the transistor. The current source can be implemented with either a simple current mirror topology or a different topology that introduces better supply and temperature independence; a more detailed discussion of the current source used in the circuit is not included here, since the transistor level design of the current source was done by another team member. For the source follower circuit, the voltage gain $A_v$ and output impedance $R_o$ are given by the equations:

$$R_o = \frac{1}{g_m + g_{mb}}$$

$$A_v = \frac{g_m R_o}{1 + (g_m + g_{mb}) R_o}$$

where $g_m$ represents the transconductance, $R_L$ represents the load resistance, and $g_{mb}$ represents the body effect from non-zero source to bulk voltage $V_{sb}$. The main benefits of this topology, in addition to its simplicity, is that it is wideband and extremely linear. Frequency targets are easy to meet since the amplifier only contains one high frequency pole. We can eliminate nonlinear distortion effects from the body effect and make $g_{mb} = 0$ by tying the source terminal to the bulk, which can be done for both PMOS and NMOS transistors in our 180nm process. Doing this will require an additional well placement and thus will increase the die area and subsequently the cost of the chip. Assuming $g_{mb} = 0$, and assuming we design for a voltage gain of 1, the output voltage will follow the input voltage after either a constant $V_{gs}$ voltage drop in the case of an NMOS driving transistor or a constant $V_{gs}$ voltage increase in the case of a PMOS transistor. If we design for all our transistors in the saturation region of operation, then to first order there will be no distortion effects since the $V_{gs}$ voltage will not vary as a function of the input voltage, and we will get a non-distorted waveform at the output.

There are several design conditions that must be satisfied when using this topology. First, to guarantee the high linearity of the common drain transistor, we must ensure that our all
our transistors remain in saturation. This means that the drain to source voltage $V_{ds}$ must be greater than the overdrive voltage $V_{ov}$, which can be adjusted based on biasing. This condition sets a hard limit on the maximum acceptable input voltage in the case of a PMOS source follower (PSF) and a maximum input voltage in the case of an NMOS source follower (NSF), as can be seen in part (b) of Figure 2 (Grey et al., 2009). These voltage limits are as follows:

$$V_{\text{min, input}} = V_{gs} + V_{ov}$$ for NMOS driver.

$$V_{\text{max, input}} = V_{dd} - (|V_{gs} + V_{ov}|)$$ for PMOS driver.

where $V_{dd}$ is our supply voltage and is 1.8V for our entire transceiver. The design equations also specify other additional constraints. For matching purposes, we need the intrinsic output resistance $1/g_m$ to be equal to the load resistance of 50 ohms. This sets our target $g_m$ to be $1/50$, or 20mS. However, to have an ideal voltage gain of 1, we need to have $g_mR_o \gg 1$. These constraints overconstrain our design since we have two equations specifying our $g_m$. We can correct this by designing for a large $g_m$, which will not only improve our voltage gain but also result in $1/g_m$ approximately zero. We can then add an additional off-chip 50 ohm resistor in series to have a matching impedance of about 50 ohms. This will introduce a systematic reduction of our voltage gain by $\frac{1}{2}$, which is not detrimental since we can simply take this into consideration when viewing our waveform on the measurement device. Other topologies exist that more effectively decouple these design constraints of output resistance and voltage gain by introducing significantly more complexity (Koutani, Fujimoto, & Miyamoto, 2003). Due to time constraints, those approaches were not examined to great detail.

The design constraints above illustrate several problems with this topology. The first issue is needing a large $g_m$. The equation for $g_m$ is given by:

$$g_m = \sqrt{2KI_d\frac{W}{L}}$$
where $K$ describes process-dependent constants, $I_d$ is the DC drain current, $W$ is the width of our transistor, and $L$ is the channel length set at 180nm for our process. This equation shows us that to get a large $g_m$, we will need to increase our current and our transistor sizes, leading to greatly increased area and power consumption. Another issue of this design is its limited output swing. This topology cannot be used to measure the rail-to-rail 5khz signal. Regarding our 60Mhz signal, since our low input voltage is 200mV we would be forced to use the PSF topology. However, biasing the PMOS driver is impossible with a 50ohm load since all the current from the current source will flow into the low-impedance output load.

A topology that fixes this biasing problem is the cascade-complementary source follower (CCSF) shown in Figure 3, which is essentially a PSF followed by an NSF.

![Figure 3: Cascade-Complementary Source Follower (CCSF) Configuration](image)

The voltage gain of this topology is given by the product of its constituent NSF and PSF stages, while the output resistance is given by the NSF stage. This topology eliminates the biasing problem with the PMOS driver by first using the PMOS driver to interface with the input signal by leveling shift up the DC voltage by $|V_{gs,p}|$, then using the NMOS driver to level shift down a $V_{gs,n}$ and interface with the 50 ohm load. It is easier to bias the NMOS driver with the 50 ohm load since the current source in this case decides the current going into a subsidiary branch and not the total current. All of the current from the PMOS current source will go into the PMOS driver since that stage is now loaded with the gate of the NMOS driver, which has infinite
impedance. This topology will allow us to measure our 60Mhz signal, but not our 5khz rail-to-rail signal.

The CCSF also introduces additional advantages and disadvantages. Often, we do not want to set \( g_{mb} = 0 \) since we would pay too much overhead in area to accomplish this. The CCSF is best for minimizing the total harmonic distortion that results from having a nonzero source-bulk voltage from both the NMOS and PMOS source followers. A first-order analysis shows that, for high frequencies, the body effect of the NSF and PSF will change the signal in opposite directions and that the CCSF can be designed such that the overall distortion will sum to zero (Fan & Chan, 2005). In reality, a small amount of distortion will still be present; nevertheless, this is a valid approach to trade off a small amount of linearity for significant area savings. The problem with using this topology is that by having a large impedance node between the NSF and PSF stages, a new dominant low frequency pole is introduced. This pole, denoted \( p_1 \), has a value given by the following equation:

\[
|p_1| = \frac{1}{C_1 \left( \frac{r_{o,p}}{2} \right)}
\]

where \( r_{o,p} \) is an effective resistance representing channel-length modulation effects of the PMOS transistor and \( C_1 \) is the capacitance at the node between the NSF and PSF. This value must be greater than 600Mhz to meet our bandwidth specification.

A disadvantage to both topologies introduced thus far is the need to significantly increase area and power consumption to achieve a large enough \( g_m \) for small output resistance. To remedy this, we can further reduce the output resistance by using negative feedback. An example of a single-stage topology using feedback is the flipped voltage follower (FVF) architecture, as shown in Figure 4 (Source Aseem, Padaliya, & Savani, 2012).
An additional transistor is added to the source follower topology to form the feedback loop. The resulting voltage gain and output resistance equations are:

$$A_v = \frac{g_{m1}r_{o,p}}{1 + g_{m1}r_{o,p} + \frac{1}{g_{m2}r_{o,p}}}$$

$$R_o = \frac{1}{g_{m1}g_{m2}r_{o,p}}$$

where $g_{m1}$ represents the transconductance of the drive transistor and $g_{m2}$ represents the transconductance of the feedback transistor. These design equations show that the output resistance is decreased by factor of $g_{m2}r_{o,p}$ compared to the source follower case. However, there are several disadvantages of using this topology. The first is that the output voltage swing is greatly decreased since the output headroom is decreased to $V_{GS}-2V_{OV}$. Furthermore, ensuring the stability of the feedback loop sets an additional constraint on the sizing of our transistors and may require the addition of a compensation capacitor at the output, which would limit the frequency response (Carvajal et al., 2005).

The use of a super source follower (SSF) architecture, as shown in Figure 5, can remedy the two issues mentioned above (Shedge, Itole, Gajare, & Wani, 2013).
The design equations for the SSF are the same as the FVF, meaning that we see the same reduction of output resistance in the SSF by a factor of $g_{m2}r_{o,p}$ at the cost of reduced voltage gain by an extra $1/(g_{m2}R_{o,p})$ factor as compared with the NSF and PSF cases. Furthermore, empirical results with the SSF show that the voltage gain gets reduced by about the same proportion as that of the output resistance when compared to the NSF or PSF. Since the design specifications of this buffer required a voltage gain as close to 1 as possible and did not consider area or power consumption, single-stage feedback mechanisms were not used.

(ii) Multi-Stage Voltage Buffers

In addition to reducing output resistance, feedback can also be used to set the voltage gain when used as operational amplifiers, or op-amps. To obtain a voltage gain of 1, the op-amp is connected in unity gain feedback as shown in Figure 6 (Grey et al., 2009).
Figure 6: (a) shows an operation amplifier connected in unity gain feedback. (b) shows a typical transistor-level realization of the operational amplifier circuit.
The differential input single ended output op amp can be implemented using a classic
differential pair into an additional common source gain stage. Since the op-amp is driving a low
output resistance of 50 ohms, it would require the design of an additional output stage such as a
NSF to successfully interface with the output load. The op-amp must also be properly
compensated to ensure stability in unity gain feedback, especially since it will have a total of
three stages. The low frequency pole must also be properly designed such that the frequency
response in unity gain feedback is greater than 600Mhz. However, given that these additional
design complexities are met, we will achieve a buffer that meets all our design specifications for
the 60Mhz signal with better area and power consumption overheads than the CCSF, which is
the best topology in our discussion of single-stage op-amps.

The op-amp in unity gain feedback can be design in several different ways. The design
of the op amp described previously is the most simple design, but it does not suffice for a rail-to-
rail voltage signal. An op-amp that can handle a rail-to-rail signal requires an input stage with a
rail-to-rail common mode input range and an output stage with a rail-to-rail output swing. An
example of the transistor level implementation of such an op-amp is shown in Figure 7
(Lorenzo, Manzano, Gusad, Hizon, & Rosales, 2007).
Figure 7: Transistor-level schematic of a Complementary Differential Pair with a cascoded NMOS load followed by a push-pull inverter output stage.

The input stage is a complementary differential pair with a cascoded load (Comp-Casc). The output stage is a push-pull inverter realized with common source transistors. The single-stage output stages introduced up to now have all been based on the common drain topology. However, the $V_{gs}$ drop from the input to the output makes this topology unsuitable for rail-to-rail applications and requires us to use common source based topologies instead (Hogervorst & Huijsing, 1996). Assuming that only one of the push-pull inverter transistors is on at a time, the output resistance is given by:

$$R_o = r_{o,p} \quad \text{when the PMOS is on.}$$

$$R_o = r_{o,n} \quad \text{when the NMOS is on.}$$

Although these output resistance values are large, they will be reduced by the effect of negative feedback by a factor approximately equal to the overall DC gain of the op-amp. We want the overall DC gain to be high. However, a problem with using this topology is that the high impedance node at the output of the Comp-Casc results in a low dominant pole in the order of
kilohertz. This means that, after compensating the op amp for stability, it will be extremely
difficult to reach a unity gain bandwidth of 600Mhz.

Section IV: Final Design and Simulation Results

This work now describes the steps taken to produce the final results. Given the
information presented in the literature review, the decision was made to implement two separate
buffers. A wideband buffer will be used to measure the 60Mhz signal, while a rail-to-rail buffer
will be used to measure the 5kHz signal. This isolates the design criteria of having a wideband
buffer of 600Mhz and a rail-to-rail operation, which would have been very difficult to meet
simultaneously. This action relaxes bandwidth requirement for the rail-to-rail buffer to 50kHz,
which is easier to implement.

(i) Wideband Buffer

The design of a standard op amp was pursued to use as a wideband buffer. Figure 9
shows the topology and transistor sizes of the final design in our TSMC 180nm technology:

(a)
Figure 9: Test results for the wideband op amp with PMOS input pair connected in unity-gain feedback. (a) shows the final schematic, (b) shows output impedance, transient, and
AC simulation results with a rail-to-rail 5khz input signal, and (c) shows the phase margin.

This is a three-stage op amp with an input differential stage into a gain stage followed by a output stage. The output stage is necessary to decrease the output impedance of the op amp and allow for driving low impedances. Part (b) of Figure 9 shows that the buffer achieves a voltage gain of 1 (0dB) and the transient analysis verifies this by showing identical signals at the input and output of the buffer. Part (c) shows a phase margin of 51 degrees, which is necessary to ensure that the op amp remains stable and does not oscillate. The disadvantage of this op amp is that the output swing is limited to a minimum of 200mV and a maximum of 1V, which is set by the maximum input common mode range of the op amp. With a PMOS input pair, the output can swing only up to Vdd-(Vgs+Vov). A separate wideband buffer with an NMOS input pair was built to remedy the need to swing to higher voltages at the cost of being only able to swing down to Vgs+Vov. The resulting output swing range of the NMOS input pair was from 600mV to 1.4V, which yields an improvement on the maximum output voltage. Since the topology and design process of this buffer mirrors the one already discussed, we will show the topology with transistor sizes in Figure 8 and not go to any further detail here.
(ii) Rail-to-Rail Buffer

For the rail-to-rail buffer, a topology inspired by the Comp-Casc was used. The transistor level schematic for this buffer is shown in part (a) of Figure 10.
Figure 10: Final design results for the rail-to-rail Comp-Casc op amp. (a) shows the final schematic and (b) shows output impedance, transient, and AC simulation results with a rail-to-rail 5kHz input signal.
To maximize the output swing of the first stage, the decision was made to generate bias voltages instead of having a two diode connected transistors as shown in Figure 7. This adjustment allows the output to swing up to $V_{dd} - 2V_{ov}$, but requires us to generate four additional bias voltages $V_{ov}$, $2V_{ov}$, $V_{dd} - V_{ov}$, and $V_{dd} - 2V_{ov}$. These voltages are generated using a Sooch current mirror topology as shown in part (a) of Figure 11 and temperature-independent current source as shown in part (b) of the same figure (Grey et al., 2009)
Figure 11: Cadence Virtuoso schematics of biasing circuitry for the Comp-Casc op-amp. (a) shows the high-swing Sooch current mirror topology using a temperature-independent current source as a block, while (b) shows the transistor-level implementation of that temperature-independent current source.

The $V_{ov}$ was designed to be 100mV for the NMOS and 150mV for the PMOS. This output was then fed into a push pull inverter the same way as shown in Figure 7 from the literature. The resulting performance of the buffer can be seen in part (b) of Figure 10. For the transient analysis of this buffer, we sent a 5khz rail-to-rail square wave as the input. As can be seen from the middle plot, the buffer works decently well with a maximum voltage level of 1.5V and a minimum voltage level of approximately 0V. The imperfect maximum voltage level is a result of the need to maintain a $V_{ov}$ voltage drop across the PMOS driving transistor and cannot be avoided by this topology. The $V_{ov}$ is also set by the fact that we have a small resistive load that
is dominating the biasing conditions, so its value cannot be reduced. An additional 50 ohm resistor is added to the output to model what would have needed to be done off-chip for impedance matching purposes. As expected, the resulting voltage waveform as viewed at the port is systematically half the value of the 1.5V square wave.

Section V: Conclusion

In conclusion, two voltage buffers that provide performance good enough for our testing purposes. The regular op-amp tied in unity gain feedback, which is the intended voltage buffer for the 60Mhz signal, meets the desired specifications in having a voltage gain of 1, high linearity in the voltage ranges of interest, and a bandwidth greater than 600Mhz. The Comp-Casc design, the intended buffer for the 5khz signal, falls short of design criteria by being able to only swing up to 1.5V. A summary of the performance of both buffers is given in Figure 12. Although not being able to truly meet rail-to-rail operation was unfortunate, this was the best that could have been done given the time constraints of our project. Furthermore, this shortcoming does not flaw the testability of these buffers. As part of our architecture, the 5khz signal generated by the comparator would have gone directly to a flip-flop (Rocheleau et al., 2014). The regenerative nature of the flip flop allows it to output a rail-to-rail voltage waveform even when a weaker square wave is at the input. This means even if a voltage between 1.5V and 1.8V was present at the output of the comparator that could not have been detected by the rail-to-rail buffer, the output of the flip flop would still be 1.8V. Therefore, the implemented voltage buffers have successfully accomplished the goal of allowing our transceiver circuit to be testable.
# Tabulated Summary of Design Specs

<table>
<thead>
<tr>
<th>Design Spec</th>
<th>Wideband op-amp (PMOS in)</th>
<th>Rail-to-Rail op-amp</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC Gain</td>
<td>1.0</td>
<td>1.0</td>
</tr>
<tr>
<td>3dB Bandwidth</td>
<td>1.9Ghz</td>
<td>14Mhz</td>
</tr>
<tr>
<td>1dB Av compression point (input signal DC level 600mV)</td>
<td>0.9V (Vpk-pk)</td>
<td></td>
</tr>
<tr>
<td>Output Swing</td>
<td>Vout,min = 200mV</td>
<td>Vout,min = 0V</td>
</tr>
<tr>
<td></td>
<td>Vout,max = 1V</td>
<td>Vout,max = 1.67V</td>
</tr>
<tr>
<td>Total Power Consumption</td>
<td>12.4mW</td>
<td>5.3mW</td>
</tr>
<tr>
<td>Temperature Variations with Idc</td>
<td>+ - 5%</td>
<td></td>
</tr>
<tr>
<td>Output Impedance</td>
<td>50.44Ω at 60Mhz</td>
<td>60.67Ω at 5khz</td>
</tr>
<tr>
<td>Phase Margin</td>
<td>60.4 degrees</td>
<td>~90 degrees</td>
</tr>
<tr>
<td>Frequency where loop gain is 0dB</td>
<td>1Ghz</td>
<td>60Mhz</td>
</tr>
</tbody>
</table>

**Figure 12:** Final results for the wideband op amp and the rail-to-rail op amp connected in unity-gain feedback.
Works Cited


IV. Consolidated Paper: System Summary

This chapter of the report will provide the summary of the system level integration and performance of the receiver and transmitter. This chapter will provide a summary of the oscillator, comparator, power amplifier, and buffer blocks.

Oscillator

The function of oscillator in a transceiver system is to create a constant high frequency signal to carry the information signal. In a transmitter system, the oscillator output modulates the information signal, and the power amplifier amplifies the signal to be transmitted afterwards. In the receiver chain, the oscillator and envelope detector demodulates the transmitted signal and then sends it to comparator for decoding.

The oscillator in this system is designed as a MEMS-based oscillator, where the MEMS device is used as a resonator to replace the crystal that is used in traditional oscillators. The advantage of the MEMS-based oscillator is that it provides high Q to have a more accurate channel selection, and the simple design also contributes to low power consumption.

Oscillators typically consume the majority of power in the receive chain. Therefore, the topology of the oscillator determines the power consumption of whole system at some degree. Based on the low power consumption specification, the Pierce oscillator schematic, which consumes relatively low power, is being used. The schematic is shown below in Figure 1:
The feedback loop of this oscillator has a phase shift of 360°, and in order to make it oscillate, we also need to design for a negative resistance greater than 8.5kΩ looking into two ports of resonator. Since positive resistance consumes power, we can regard negative resistance as an energy source. If this “energy source” provides energy larger than the power consumption of resistor in the resonator, then this oscillator can work well.

According to the equation of negative resistance:

$$\text{Re}(Z_c) = -\frac{g_m C_1 C_2}{(g_m C_3)^2 + \omega^2 (C_1 C_2 + C_2 C_3 + C_3 C_1)^2}$$

In the circuit shown in Figure 1, the nodes “IN” and “OUT” link with the MEMS device by bond pad connection, and we assume the parasitic capacitance on the bond pad is around 250fF. The transconductance of the common source amplifier is 165.68uA/V, and the value of negative resistance is 13.66kΩ.

The output waveform and power consumption is shown below in Figure 2 and Figure 3.
The resonance frequency of 58.98MHz, and the amplitude is 128mV. The power consumption is 15uW.

The amplitude of the oscillator output in each period differentiates ‘1’ and ‘0’. The simulation required different stimulating signals to generate the different growing speed. Further, the oscillator required a reset to toggle a ‘0’ in simulation. The reset to the oscillator was generated...
by switching the resonator resistance to a much higher resistance to destroy the quality factor.

The stimulating circuit with a reset is shown in Figure 4.

![Figure 4. Stimulating Circuit](image)

R1 corresponds to the working state, and R2 corresponds to resetting state. When the circuit switches to R2, the high resistance destroys the quality factor so that the oscillator can no longer work. The switch S1 is set to be periodically switches between R1 and R2. The output waveform is shown below in Figure 5.

![Figure 5. Output Waveform of Oscillator](image)

In addition, an FSK signal is needed on the transmitter side. The method to generate an FSK signal is to switch the value of capacitance between two values. 7aF capacitance was used to
generate 59MHz signal, and 6.5aF capacitance to generate 61MHz signal. The MEMS resonator model is shown below in Figure 6:

![MEMS Resonator Model](image)

**Figure 6. MEMS Resonator Model**

<table>
<thead>
<tr>
<th>Design Specification</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Resonance frequency</td>
<td>58.9MHz</td>
</tr>
<tr>
<td>Power Consumption</td>
<td>15uW</td>
</tr>
</tbody>
</table>

**Envelope Detector**

The envelope detector designed is a key piece of the transceiver system because it serves to detect the information stored in the envelope of wireless signals. In order to bias the envelope detector circuit into a temperature stable state of operation, a temperature independent current source was implemented. This temperature independent current source was also taken advantage of by the oscillator and the buffer circuits.

The design of the envelope detector had several key specifications. The consumption of the envelope detector was limited to several nW. Second, the envelope detector needed to be able to measure amplitude variations as small as several microvolts with good carrier rejection. Lastly, the envelope detector needed to be temperature independent because any variation to the bias level of the circuit will affect the threshold level of the comparator block.
Classic envelope detectors are simple to design because they require a basic diode and low pass filter circuit. However, to meet the specifications laid out above, the envelope detector used in this system needed to be based off an entirely different architecture. The main issue with using the classic diode detector with low pass filter circuit configuration, as highlighted in [2], is the need for a significant amount of gain to bring the radio frequency amplitude above the turn on voltage of the diode. The high gain required in the classic diode detector is not suitable for our low power design. Many of the alternative envelope detector architectures capable of receiving low radio signals consumed far too much power. In [3], an operational transconductance amplifier (OTA) based envelope detector can demodulate signals as low as 257mV while consuming 6.3mW of power. In [4], [5] and [6], differential envelope detectors capable of receiving RF as low as 5mV consumed 20µW, 10µW and 1µW respectively.

The envelope detector implemented in this transceiver was designed with 180nm TSMC process. The design implemented a single ended source follower stage with low bandwidth to filter out the carrier. A PMOS biased in the triode region is used in the output stage for capacitive low pass filtering. A copy of the input branch is also used to supply the DC bias voltage as a reference voltage for the comparator. The final envelope detector, shown in Figure 22, is capable of recovering signals with amplitudes as low as 2mVpp. Overall, the envelope detector consumed 167.1nW of power.
The noise equivalent circuit used for the hand calculations is shown in Figure 8. The noise simulation plots verifying the hand calculation is shown in Figure 9. From the equation below, the minimum detectable signal with a nominal noise figure (NF) and signal-to-noise ratio (SNR) requirement is

\[
\text{Min Det. Signal} = \text{Noise Floor} + 10\log(BW) + \text{NF} + \text{SNR}
\]

\[
\text{Min Det. Signal} = -53.9\text{dBm}
\]
Therefore, the minimum detectable is 2mVpp. The simulation proving the ability to demodulate signals with 2mVpp amplitude is shown in Figure 10. On the other end of the spectrum, the maximum amplitude the envelope detector can detect before clipping is simulated to be 1V. Therefore, the dynamic range of this block is

$$0 - (-53.9) = 53.9.$$
The envelope detector discussed was biased with 83nA of current and required stable reference supply. The design of the reference followed the methodology proposed in [7], which discusses a stable bandgap reference. The final design of the current reference is shown in Figure 11 and is capable of supplying 83nA of current with a 0.3% variation across the 0°C to 70°C temperature range. This stability was achieved by cancelling the temperature dependence of the resistor in the circuit with a diode connected NMOS transistor in parallel. The low current supply was achieved using maximum long channel devices in 180nm TSMC transistors.

![Figure 11. Temperature Independent Current Reference](image)

The final design of the envelope detector with current reference is shown in Figure 12.
As part of the integration process, the layout of the envelope detector, current reference and the oscillator was designed. The layout is shown in Figure 7 with a die area of 750\(\text{um}^2\).

<table>
<thead>
<tr>
<th>Block Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Envelope Detector</strong></td>
</tr>
<tr>
<td>Minimum Detectable Signal</td>
</tr>
<tr>
<td>Parameter</td>
</tr>
<tr>
<td>---------------------------------</td>
</tr>
<tr>
<td>Dynamic Range</td>
</tr>
<tr>
<td>Envelope Delay</td>
</tr>
<tr>
<td>Envelope Bandwidth</td>
</tr>
<tr>
<td>Carrier Bandwidth</td>
</tr>
<tr>
<td>Total Power Consumption</td>
</tr>
<tr>
<td><strong>Current Reference</strong></td>
</tr>
<tr>
<td>DC Current 0°C</td>
</tr>
<tr>
<td>DC Current 25°C</td>
</tr>
<tr>
<td>DC Current 70°C</td>
</tr>
<tr>
<td>Total Power Consumption</td>
</tr>
<tr>
<td><strong>Layout</strong></td>
</tr>
<tr>
<td>Die Size (Oscillator, Envelope Detector, Current Source)</td>
</tr>
</tbody>
</table>

**Comparator**

When Frequency Shift Keying (FSK) modulated signals enter the transceiver, they give rise to the periodically restarted oscillations [1]. When the oscillation envelope is detected, the comparator should be able to discriminate “0”s and “1”s [1].

The schematic for the comparator is shown below in Figure 14.
The benefit of this design is that in the reset phase, when the clock signal is low, voltage supply and ground are disconnected from the latch. Therefore, no power consumption occurs in this phase. Since digital circuits normally only accept supply voltage and ground voltage as “1”s and “0”s, a PMOS pair was added to pull the output to supply voltage. During the evaluation phase, when the clock signal is high, the comparator is powered and starts to compare the input signals at the “In+” and “In-” terminals. The latch circuit grows the input difference and finally reflects either “1” or “0” at the output terminal.

The functionality of the comparator is confirmed with Figure 15. The first plot is the input signal, the second one is the clock signal and the third one is the output signal. The test signal was a sinusoidal wave with 1mV amplitude at 800mV DC level. The reference voltage used to
discriminate the “0” and “1” was 800mV. From the output signal plot, it is shown that when the
clock is on, if the input signal is above 800mV, the output is “1”; vice versa.

Figure 15. Comparator Functionality

This comparator circuit consumes 237nW of power, which fits our team’s purpose of building an
ultra-low power transceiver.

Complete Receiver Chain

The schematic for the complete receiver chain, which consists of the oscillator, the envelope
detector, and the comparator, is shown in Figure 16.
The capstone team verified the functionality of the receiver chain by inputting a test 1010 signal that is generated by the oscillator. The results of the simulation are shown in Figure 17. As shown, the green signal is the generated 1010 signal from the oscillator. The purple square wave is the output of the envelope detector and as expected, it is the negative envelope of the input oscillator signal. The dc purple signal represents the reference voltage that the comparator uses to determine the received bits. For envelope amplitudes below the reference level, the comparator will clock a 1 and for envelope amplitudes above the reference level, the comparator will clock a 0. The red signal represents the clock signal. The blue signal represents the output of the comparator. An output synchronous flip flop that is edge triggered by the clock shown will latch a 1010, as expected.
This part of the paper summarizes the design of a Power amplifier (PA) for the transmitter part of the system. This block functions to establish connections and send information from the digital system to the external world.

Given the fact that reducing the power consumption is the overall goal of this project, the power consumed by the individual blocks must also be minimized. This translates to the concept of power efficiency, meaning ‘the amount of power used to generate and transmit a decodable burst of data from the system’. The major trade off for efficiency is a characteristic called linearity. Linearity defines ‘the relationship between the output and the input, and the change in output for
a given change in the input level’. Below is a table of the performance statistics of each of the power amplifier classes available.

<table>
<thead>
<tr>
<th>CLASS</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
</tr>
</thead>
<tbody>
<tr>
<td>Theoretical efficiency</td>
<td>50%</td>
<td>78.5%</td>
<td>80%</td>
<td>100%</td>
<td>100%</td>
</tr>
<tr>
<td>Linearity</td>
<td>Linear</td>
<td>Non-linear</td>
<td>Non-linear</td>
<td>Non-linear</td>
<td>Non-linear</td>
</tr>
</tbody>
</table>

Since efficiency is our major consideration in this system, a class D amplifier was used. This choice was made after surveying highly efficient PA’s in papers written in [8] and [9]. The other requirements needed for proper operation of the PA block include current bias generation, voltage bias at the input, and inclusion of passives.

From the above table, class D and class E amplifiers can be theoretically characterized as having an efficiency of 100% [10], this is because they don’t allow for any dissipation of energy within the system, thus translating all of its energy to the required output load, which is an antenna used for transmission in most cases.
The control over power transmitted to the load depends on the impedance (resistance) of the load seen by the output node of the amplifier. In order to meet the specification of the power drawn by the load precisely, this load seen by the output node has to be transformed to a different value. This process of transforming the load can be done by using a network called ‘matching network’ to match the output node to the impedance needed for maximum power transfer. For this power amplifier, a T-match was employed because it isolates the DC component and the AC component – which is of our interest at the output node and also provides the impedance transformation needed. The final schematic of the power amplifier is shown in Figure 20.

The layout of the power amplifier is shown in Figure 21.
Following waveforms show the simulated results for the various performance metrics.

**POWER-GAIN & OUTPUT WAVEFORMS:** The reported power gain is 47 dB at the fundamental frequency. Waveforms below depict the voltage and current waveforms at the port or the virtual antenna. We can see that the waveforms are purely sinusoidal.

*Figure 22: measured power gain & simulated output waveforms*
POWER: The first plot shows the power levels without the L-match filtering at the port. The second plot shows the power levels with both the L-match filtering at the port and 3rd harmonic filtering. We see that harmonic power is high and can affect the efficiency.

<table>
<thead>
<tr>
<th>Match type</th>
<th>L(uH)</th>
<th>C1(pF)</th>
<th>C2(pF)</th>
<th>C-Block</th>
<th>Max eff</th>
<th>Power (dBm)</th>
<th>Drawback</th>
</tr>
</thead>
<tbody>
<tr>
<td>pi</td>
<td>0.184</td>
<td>41.5</td>
<td>371</td>
<td>1.2pF</td>
<td>89%</td>
<td>-3.5</td>
<td>Needs dc-block</td>
</tr>
<tr>
<td>T+3wo filter</td>
<td>1.18</td>
<td>0.587</td>
<td>5.25</td>
<td>-</td>
<td>86.5%</td>
<td>-7</td>
<td>No dc block needed</td>
</tr>
<tr>
<td>Pi+T filtering</td>
<td>1.18</td>
<td>0.587</td>
<td>5.25</td>
<td></td>
<td>89%</td>
<td>-7.2</td>
<td>Needs 3 inductors</td>
</tr>
</tbody>
</table>

EFFICIENCY: The reported efficiency is 88.35%.
It is evident that the efficiency improves by 16%, by adding a third harmonic block.

**DRAIN WAVEFORMS:**

The contributors for efficiency degradation are:

1- Harmonic dissipation: we see that the total harmonic power added from the second to 19th harmonic sums up to 1.2% after adding the 3rd harmonic filter.

2- Parasitic losses: The passive devices have a quality factor of 20. Therefore, the internal resistance of the components adds up to a loss of 2.4%.
3- \( d \ast d^2 \ast d \) Losses: The input gate capacitance of the inverters is 1.5f F each and the amplification stage offers a gate cap of 31f F. This produces a loss of 6.722uW = 3.4%

<table>
<thead>
<tr>
<th></th>
<th>Short circuit current</th>
<th>Harmonics</th>
<th>Passive parasitics</th>
<th>Driver ( d \ast d^2 \ast d )</th>
<th>Total loss</th>
</tr>
</thead>
<tbody>
<tr>
<td>loss</td>
<td>6.4%</td>
<td>1.2%</td>
<td>2.4%</td>
<td>3.4%</td>
<td>13.4%</td>
</tr>
</tbody>
</table>

**Figure 27: Loss contributors**

**Transmit Chain**

The oscillator is integrated with the Power amplifier by connecting the output of the oscillator to the input of the PA. An input FSK is generated by the oscillator and given to the PA.

The plot below in Figure 28 shows how an input data stream is modulated and transmitted by the power amplifier into the antenna.
We require a voltage buffer to interface with the 50Ω transmission line required to test our chip. This voltage buffer has several design requirements. The most important is a voltage gain of 1 to accurately represent the input signal. Impedance matching at the output is necessary to ensure that the maximum available power from the input signal is delivered to the load. The buffer also requires high enough bandwidth, output voltage swing, and linearity to send signals to the output negligible distortion. The input signals of interest are the output signals of each block in the transceiver chain except the power amplifier; in general, these are a 60Mhz signal with 0.8V peak to peak (pk-pk) and a 5khz signal with 1.8Vpk-pk. A bandwidth requirement of 600Mhz is necessary to capture harmonics of the 60Mhz signal. Die area and power consumption will not be considered as primary design constraints. Since our project is currently focused on verifying functionality, cost and commercialization details are not concerns.
Additionally, the buffer will connect a separate power rail from the rest of the transceiver to negate its power contribution during normal operation of the MEMS transceiver.

Given the design requirements presented, two different buffer topologies were implemented. A wideband buffer was designed for 60Mhz while a rail-to-rail buffer was designed for 5kHz. For the purposes of this paper, which is to discuss the integration of the voltage buffer into the transceiver system, we encourage the reader to briefly refer to the summary of the performance of both buffers as given in the “Individual Technical Contributions” report for the voltage buffer. Details on the topologies, transistor sizes, design methodology, and test results of the buffers is discussed in more detail in that report.

The integration of the voltage buffer to the transceiver system required proper modeling of the interface between the buffer and the block being measured. The additional capacitance that would be added after attaching the buffer must be taken into consideration during design time for the measured block. The input PMOS device of the wideband buffers were sized to be 20um/180nm, which resulted in an input loading of ~10fF. Since the functionality of both the envelope detector and the oscillator already required large capacitances on the order of ~100fF at their outputs, this additional loading was not a concern. The integration of the comparator with the rail-to-rail buffer was more challenging; the input of this buffer had a PMOS device with size 36u/180nm in parallel with a NMOS device with size 12u/180nm, which summed to a significant capacitance. A redesign of the transistor sizes in the comparator was necessary. Figure 29 shows the schematic and resulting plots of a rail-to-rail buffer integrated with the redesigned comparator. As shown in part (b) of the figure, the output of the buffer follows the comparator’s output up to its maximum voltage swing of 1.67V, which is the expected performance.
A different issue that needed to be resolved for the wideband buffers was being able to take in the input signal and display it accurately at the output. The ability for the buffer to do depended on its maximum input common mode range and the voltage range of the signal being monitored. Refer back to Figure 17 in the “Complete Receiver Chain” section for the output signal of the oscillator and the envelope detector. The wideband buffer with a PMOS input pair can accept voltages between 200mV and 1V. This was acceptable for the oscillator, which after integration yielded a signal centered around 600mV and stayed within this range. However, another wideband buffer with an NMOS input pair needed to be implemented to monitor the output of the envelope detector. The new buffer with a common mode input range between 600mV and 1.4V can accept the signal at the envelope detector’s output, which is centered around 1.2V. The resolution of the two issues described above allowed us to successfully integrate the voltage buffers with the blocks we are interested in measuring: the oscillator, the envelope detector, and the comparator.

(a)
Figure 29: Test Setup (part a) and Transient Response (part b) for comparator and rail-to-rail buffer. Blue trace is the test signal (output of envelope detector), purple trace shows output of the comparator, green trace shows the output of the voltage buffer, and red signal shows the signal being sent to the load after matching.
Work Cited


V. Concluding Reflections

This report will now conclude with remarks regarding the actual versus projected outcomes of the project, the challenges faced while reaching these outcomes, and potential future directions for our transceiver. In fall semester, the original planned outcome of the project was to have finished simulations and verified layouts for the transceiver by December. We could have enough time to receive the chip back from the TSMC foundry to test it before we graduate. However, in the end we only achieved simulation results for several reasons. The main issue is underestimating how aggressive our goal was while taking technical and business courses.

We learned several lessons from being unable to reach our goal. The first lesson is that the more aggressive the goal, the more rigorous the schedule needed to accomplish it. Realistically, we see now that in order to meet our goal we required rigorous schedules catered for each team member. The second lesson is the need to take into consideration unexpected events and design our schedules to be robust to these changes. For instance, we required time to familiarize ourselves with the technical knowledge needed to achieve the project. The last and most important lesson relates to team dynamics. Our capstone group did not work together as well as we should have simply because we did not connect at a level that was beyond academic work. In the beginning, the faculty recommended engaging in some social activity outside of school; it is now understood the value of people committing more if they are working together with others that they want to work with.

Since we only achieved simulation results, the next steps are to translate schematics into layout, tape out the chip, and functionally verify the physical chip after the foundry has finished fabricating it. Although our transceiver was designed for low data rate, the MEMS technology itself can be integrated into a more complex transceiver topology that supports higher data rate. These are examples of several different directions that can be taken to further advance the work done in our capstone project.
This Masters Project Paper fulfills the Master of Engineering degree requirement.

Approved by:

1. Capstone Project Advisor:

Signature: __________________________ Date ____________

Print Name/Department: Clark T.-C. Nguyen / EECS

2. Faculty Committee Member #2:

Signature: __________________________ Date ____________

Print Name/Department: David Allstot / EECS